FPGA design methodology for industrial control systems - A review

IEEE Transactions on Industrial Electronics

Volumn 54, Issue 4, 2007, Pages 1824-1842

  Monmasson, Eric ^a   Cirstea, Marciana N ^b  

^a UNIVERSITÉ DE CERGY PONTOISE   (France)

^b ANGLIA RUSKIN UNIVERSITY   (United Kingdom)

Author keywords

(Vhsic) hardware description language (VHDL); Design methodologies; Field programmable gate arrays (FPGAs); Industrial control systems; Programmable architectures; System on a chip (SoC)

Indexed keywords

DESIGN METHODOLOGIES; INDUSTRIAL CONTROL SYSTEMS; PROGRAMMABLE ARCHITECHTURES; SYSTEM-ON-A-CHIP (SOC);

COMPUTER AIDED DESIGN; COMPUTER HARDWARE DESCRIPTION LANGUAGES; CONTROL SYSTEM APPLICATIONS; INDUCTION MOTORS; INDUSTRIAL ELECTRONICS; TORQUE CONTROL;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34547133729     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2007.898281     Document Type: Review

References (114)

1. M. N. Cirstea, A. Dinu, J. Khor, and M. McCormick, Neural and Fuzzy Logic Control of Drives and Power Systems. Oxford, U.K.: Elsevier, 2002.
2. D. L. Perry, VHDL. New York: McGraw-Hill, 2004.
3. C. Cecati, "Microprocessors for power electronics and electrical drives applications," IEEE Ind. Electron. Soc. Newsl., vol. 46, no. 3, pp. 5-9, Sep. 1999.
4. S. Brown, "FPGA architectural research: A survey," IEEE Des. Test. Comput., vol. 13, no. 4, pp. 9-15, Winter 1996.
5. Internet sites and on line journals dedicated to FPGAs, such as: "FPGA-FAQ". [Online]. Available: http://www.fpga-faq.com/, "FPGA and Structured ASIC Journal," http://www.fpgajournal.com/
6. Altera data book, 2006. [Online]. Available: www.altera.com
7. Xilinx data book, 2006. [Online]. Available: www.xilinx.com
8. Actel data book, 2006. [Online]. Available: www.Actel.com
9. D. H. Lee, A. Choi, J. M. Koo, J. I. Lee, and B. M. Kim, "A wideband DS-CDMA modem for a mobile station," IEEE Trans. Consum. Electron. vol. 45, no. 4, pp. 1259-1269, Nov. 1999.
10. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression - A survey," Proc. IEEE, vol. 83, no. 2, pp. 220-246, Feb. 1995.
11. S. J. Ovaska and O. Vainio, "Evolutionary-programming-based optimization of reduced-rank adaptive filters for reference generation in active power filters," IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 910-916, Aug. 2004.
12. R. X. Chen, L. G. Chen, and L. Chen, "System design consideration for digital wheelchair controller," IEEE Trans. Ind. Electron., vol. 47, no. 4, pp. 898-907, Aug. 2000.
13. K. Sridharan and T. K. Priya, "The design of a hardware accelerator for real-time complete visibility graph construction and efficient FPGA implementation," IEEE Trans. Ind. Electron., vol. 52, no. 4, pp. 1185-1187, Aug. 2005.
14. T. N. Chang, B. Cheng, and P. Sriwilaijaroen, "Motion control firmware for high-speed robotic systems," IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1713-1722, Oct. 2006.
15. T. H. S. Li, C. Shih-Jie, and C. Yi-Xiang, "Implementation of human-like driving skills by autonomous fuzzy behavior control on an FPGA-based car-like mobile robot," IEEE Trans. Ind. Electron., vol. 50, no. 5, pp. 867-880, Oct. 2003.
16. M. Gabrick, R. Nicholson, F. Winters, B. Young, and J. Patton, "FPGA considerations for automotive applications," in Proc. SAE Conf., 2006, CD-ROM.
17. J. J. Wang, R. B. Katz, J. S. Sun, B. E. Cronquist, J. L. McCollum, T. M. Speers, and W. C. Plants, "SRAM based reprogrammable FPGA for space applications," IEEE Trans. Nucl. Sci., vol. 46, no. 6, pp. 1728-1735, Dec. 1999.
18. H. Y. Lui, C. H. Lee, and R. H. Patel, "Power budget power estimation and thermal budgeting methodology for FPGAs," in Proc. Custom Integr. Circuits Conf., 2004, pp. 711-714.
19. S. Velusamy, W. Huang, J. Lach, M. Stan, and K. Skadron, "Monitoring temperature in FPGA based SoCs," in Proc. Comput. Des. Conf., 2005, pp. 634-637.
20. N. P. Ligocki, A. Rettberg, M. Zanella, A. Hennig, and A. L. de Freitas Francisco, "Towards a modular communication system for FPGAs," in Proc. Electron. Des., Test and Appl. Workshop, 2004, pp. 71-76.
21. D. E. Johnson, K. S. Morgan, M. J. Wirthlin, M. P. Carey, and P. S. Graham, "Persistent errors in SRAM-based FPGAs," in Proc. MAPL Conf., 2004, CD-ROM.
22. E. Kiel, "Control electronics in drive systems micro controller, DSPs, FPGAs, ASICs from state-of-art to future trends," in Proc. PCIM Conf., 2002, CD-ROM.
23. Y. Y. Tzou and H. J. Hsu, "FPGA realization of space-vector PWM control IC for three-phase PWM inverters," IEEE Trans. Power Electron., vol. 12, no. 6, pp. 953-963, Nov. 1997.
24. H. Abu-Rub, J. Guzinski, Z. Krzeminski, and H. A. Toliyat, "Predictive current control of voltage-source inverters," IEEE Trans. Ind. Electron., vol. 51, no. 3, pp. 585-593, Jun. 2004.
25. A. de Castro, P. Zumel, O. Garcia, T. Riesgo, and J. Uceda, "Concurrent and simple digital controller of an AC/DC converter with power factor correction based on an FPGA," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 334-343, Jan. 2003.
26. M. Aime, G. Gateau, and T. Meynard, "Implementation of a peak current control algorithm within a field programmable gate array," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 406-418, Feb. 2007.
27. G. Gateau, A. M. Lienhardt, and T. Meynard, "Digital sliding mode observer implementation using FPGA," IEEE Trans. Ind. Electron., vol. 54, no. 4, Aug. 2007.
28. J. Mahlein, J. Igney, J. Weigold, M. Braun, and O. Simon, "Matrix converter commutation strategies with and without explicit input voltage sign measurement," IEEE Trans. Ind. Electron., vol. 49, no. 2, pp. 407-414, Apr. 2002.
29. P. W. Wheeler, J. Clare, and L. Empringham, "Enhancement of matrix converter output waveform quality using minimized commutation times," IEEE Trans. Ind. Electron., vol. 51, no. 1, pp. 240-244, Feb. 2004.
30. R. Garcia-Gil, J. M. Espi, E. J. Dede, and E. Sanchis-Kilders, "A bidirectional and isolated three-phase rectifier with soft-switching operation," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 765-773, Jun. 2005.
31. J. Acero, D. Navarro, L.-A. Barragán, I. Garde, J.-I. Artigas, and J.-M. Burdío, "FPGA-based power measuring for induction heating appliances using sigma-delta A/D conversion," IEEE Trans. Ind. Electron., vol. 54, no. 4, Aug. 2007.
32. V. Dinavahi, R. Iravani, and R. Bonert, "Design of a real-time digital simulator for a D-STATCOM system," IEEE Trans. Ind. Electron., vol. 51, no. 5, pp. 1001-1008, Oct. 2004.
33. E. Monmasson, J. C. Hapiot, and M. Granpierre, "A digital control system based on field programmable gate array for AC drives," EPE J. vol. 3, no. 4, pp. 227-234, Nov. 1993.
34. Y.-A. Chapuis, C. Girerd, F. Aubépart, J.-P. Blondé, and F. Braun, "Quantization problem analysis on ASIC-based direct torque control of an induction machine," in Proc. IEEE IECON, 1998, pp. 1527-1532.
35. X. Lin-Shi, F. Morel, A. Llor, B. Allard, and J. M. Retif, "Implementation of hybrid control for motor drives," IEEE Trans. Ind. Electron., vol. 54, no. 4, Aug. 2007.
36. G. Edelbaher, K. Jezernik, and E. Urlep, "Low-speed sensorless control of induction machine," IEEE Trans. Ind. Electron., vol. 53, no. 1, pp. 120-129, Dec. 2005.
37. A. Aounis, "An investigation into induction motor vector control based on reusable VHDL digital architectures and FPGA rapid prototyping," Ph.D. dissertation, De Montfort Univ., Leicester, U.K., 2002.
38. N. R. N. Idris and A. H. M. Yatim, "Direct torque control of induction machines with constant switching frequency and reduced torque ripple," IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 758-767, Aug. 2004.
39. H. Abu-Rub, J. Guzinski, Z. Krzeminski, and H. A. Toliyat, "Advanced control of induction motor based on load angle estimation," IEEE Trans. Ind. Electron., vol. 51, no. 1, pp. 5-14, Feb. 2004.
40. A. K. Jain and N. Mohan, "Dynamic modeling, experimental characterization, and verification for SRM operation with simultaneous two-phase excitation," IEEE Trans. Ind. Electron., vol. 53, no. 4, pp. 1238-1249, Jun. 2006.
41. R. Dubey, P. Agarwal, and M. K. Vasantha, "Programmable logic devices for motion control - A review," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 559-566, Feb. 2007.
42. E. Ishii, H. Nishi, and K. Ohnishi, "Improvement of performances in bilateral teleoperation by using FPGA," IEEE Trans. Ind. Electron. vol. 54, no. 4, Aug. 2007.
43. K. Tazi, E. Monmasson, and J. P. Louis, "Description of an entirely reconfigurable architecture dedicated to the current vector control of a set of AC machines," in Proc. IEEE IECON, 1999, pp. 1415-1420.
44. A. Dinu, "FPGA neural controller for three phase sensorless induction motor drive systems," Ph.D. dissertation, De Montfort Univ., Leicester, U.K., 2000.
45. J. Khor, "Intelligent fuzzy logic control of generators," Ph.D. dissertation, De Montfort Univ., Leicester, U.K., 1999.
46. E. Galvan, A. Torralba, and L. G. Franquelo, "ASIC implementation of a digital tachometer with high precision in a wide speed range," IEEE Trans. Ind. Electron., vol. 43, no. 6, pp. 655-660, Dec. 1996.
47. S. Trimberger, "A reprogrammable gate array and applications," Proc. IEEE, vol. 81, no. 7, pp. 1030-1041, Jul. 1993.
48. W. Wolf, FPGA-Based System Design. Englewood Cliffs, NJ: Prentice-Hall, 2004.
49. P. J. Ashenden, The Designer's Guide to VHDL. San Mateo, CA: Morgan Kaufmann, 1995.
50. S. Palnitkar, Verilog HDL, A Guide to Digital Design and Synthesis Englewood Cliffs, NJ: Prentice-Hall, 1996.
51. IEEE Standard VHDLL anguage Reference Manual, IEEE Std 1076-1993.
52. A. A. Jerraya, H. Ding, P. Kission, and M. Rahmouni, Behavioral Synthesis and Component Reuse With VHDL. Norwell, MA: Kluwer, 1998.
53. T. Riesgo, Y. Torroja, and E. De la Torre, "Design methodologies based on hardware description languages," IEEE Trans. Ind. Electron., vol. 46, no. 1, pp. 3-12, Feb. 1999.
54. E. Christen and K. Bakalar, "VHDL-AMS-a hardware description language for analog and mixed-signal applications," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 10, pp. 1263-1272, Oct. 1999.
55. F. Aubepart, C. Girerd, Y. A. Chapuis, P. Poure, and F. Braun, "ASIC implementation of direct torque control for induction machine: Functional validation by power and control simulation," in Proc. PCIM Conf., 1998, pp. 251-260.
56. M. Cirstea, "Electronic systems integrated modelling and optimized digital controller prototyping - A novel (HDL) approach," IEEE Ind. Electron. Soc. Newsl., vol. 52, no. 3, pp. 11-13, Sep. 2005.
57. F. Ricci and H. Le-Huy, "An FPGA-based rapid prototyping platform for variable-speed drives," in Proc. IEEE IECON, 2002, pp. 1156-1161.
58. DSPACE, Data Book, 2006. [Online]. Available: http:// www.dspaceinc.com
59. L. Charaâbi, E. Monmasson, and I. Slama-Belkhodja, "Presentation of an efficient design methodology for FPGA implementation of control system application to the design of an antiwindup PI controller," in Proc. IEEE IECON, 2002, pp. 1942-1947.
60. S. Nabi, M. Balike, J. Allen, and K. Rzemien, "An overview of hardware-in-the-loop testing systems at visteon," in Proc. SAE Conf. 2004, pp. 13-22.
61. H. Hanselmann, "Advances in desktop hardware-in-the-loop simulation," in Proc. SAE Conf., 1997, CD-ROM.
62. M. Gomez, "Hardware in the loop simulation, embedded systems," Design on line magazine. Online. Available: http://www.embedded.com/story/OEG20011129S0054. Paper posted on 30th Nov. 2001.
63. Z. Salcic, C. Jiaying, and N. Sing Kiong "A floating-point FPGA-based self-tuning regulator," IEEE Trans. Ind. Electron., vol. 53, no. 2, pp. 693-704, Apr. 2006.
64. R. Andraka, "A survey of CORDIC algorithms for FPGAs," in Proc. ACM/SIGDA Conf., 1998, pp. 191-200.
65. S. A. White, "Applications of distributed arithmetic to digital signal processing: A tutorial review," IEEE ASSP Mag., vol. 6, no. 3, pp. 4-19, Jul. 1989.
66. F. Zhengwei, J. E. Carletta, and R. J. Veillette, "A methodology for FPGA-based control implementation," IEEE Trans. Control Syst. Technol., vol. 13, no. 6, pp. 977-987, Nov. 2005.
67. D. Menard and O. Sentieys, "Automatic evaluation of the accuracy of fixed-point algorithms," in Proc. IEEE/ACM Conf. Des., Autom. and Test Eur., 2002, CD-ROM.
68. T. Trimberger, J. A. Rowson, C. R. Lang, and J. P. Gray, "A structured design methodology and associated software tools," IEEE Trans. Circuits and Systems, vol. 28, no. 7, pp. 618-634, Jul. 1981.
69. Free access IP module internet site. [Online]. Available: http:// www.opencores.org/
70. H. Calderon, C. Elena, and S. Vassiliadis, "Soft core processors and embedded processing: A survey and analysis," in Proc. Safe ProRisc Workshop, 2005, CD-ROM.
71. K. Kebbati, Y. A. Chapuis, and F. Braun, "IP modules for motor control FPGA/ASIC integration," in Proc. IFIP Conf., 2001, pp. 385-390.
72. A Software Modularity Strategy for Digital Control System Motor, SPRU485A, Aug. 2001, revised Oct. 2003.
73. T. Grandpierre, C. Lavrenne, and Y. Sorel, "Optimized rapid prototyping for real-time embedded heterogeneous multiprocessor," in Proc. CODES 7th Int. Workshop Hardware/Software Co-Design Conf., 1999, CD-ROM.
74. E. Monmasson, J. C. Hapiot, and M. Granpierre, "Analysis of a current controller for AC drives entirely based on FPGAs," in Proc. ICEM Conf., Sep. 1994, vol. 3, pp. 1-5.
75. S. Berto, A. Paccagnella, M. Ceschia, S. Bolognani, and M. Zigliotto, "Potentials and pitfalls of FPGA application in inverter drives - A case study," in Proc. IEEE ICIT Conf., 2003, vol. 1, pp. 500-505.
76. Y. A. Chapuis, J. P. Blonde, and F. Braun, "FPGA implementation by modular design reuse mode to optimize hardware architecture and performance of AC motor controller algorithm," in Proc. 11th EPE-PEMC Conf., 2004, CD-ROM.
77. K. V. Ling, S. P. Yue, and J. M. Maciejowski, "Model predictive control on a chip," in Proc. IEEE ACC Conf., 2006, CD-ROM.
78. A. Fratta, G. Griffero, and S. Nieddu, "Comparative analysis among DSP and FPGA-based control capabilities in PWM power converters," in Proc. IEEE IECON, 2004, vol. 1, pp. 257-262.
79. F. Blaabjerg, P. C. Kjaer, P. O. Rasmussen, and C. Cossar, "Improved digital current control methods in switched reluctance motor drives," IEEE Trans. Power Electron., vol. 14, no. 3, pp. 563-572, May 1999.
80. O. Garcia, P. Zumel, A. de Castro, J. A. Cobos, and J. Uceda, "An automotive 16 phases DC-DC converter," in Proc. IEEE PESC, 2004, vol. 1, pp. 350-355.
81. J. Chen and P. C. Tang, "A sliding mode current control scheme for PWM brushless DC motor drives," IEEE Trans. Power Electron., vol. 14, no. 3, pp. 541-551, May 1999.
82. K. Bondalapati and V. K. Prasanna, "Reconfigurable computing systems," Proc. IEEE, vol. 90, no. 7, pp. 1201-1217, Jul. 2002.
83. E. Monmasson, B. Robyns, E. Mendes, and B. De Fornel, "Dynamic reconfiguration of control and estimation algorithms for induction motor drives," in Proc. IEEE ISIE Conf., 2002, pp. 828-833.
84. E. Monmasson, H. Echelard, and J. P. Louis, "Reconfiguration dynamique d'algorithmes MLI," Rev. Int. Génie Electr., vol. 5, no. 1, pp. 123-134, Mar. 2002. (in French).
85. N. Chujo, T. Hashiyama, T. Furuhashi, and S. Okuma, "Reconfigurable controllers," in Proc. IPEC Conf., 2000, CD-ROM.
86. NEuroNet Roadmap consortium, Future prospects for neural networks, European Network of Excellence under ESPRIT III programme of the European Commission, 1994-1998. [Online]. Available: http:// www.kcl.ac.uk/neuronet/about/roadmap/hardware.html
87. B. M. Wilamowski, R. C. Jaeger, and M. O. Kaynak, "Neuro-fuzzy architecture for CMOS implementation," IEEE Trans. Ind. Electron. vol. 46, no. 6, pp. 1132-1136, Dec. 1999.
88. "Special section on 'Neural networks for robotics'," IEEE Trans. Ind. Electron., vol. 44, no. 6, pp. 746-768, Dec. 1997.
89. L. C. Jain, "Special section on "Fusion of neural nets, fuzzy systems and genetic algorithms in industrial applications"," IEEE Trans. Ind. Electron., vol. 46, no. 6, pp. 1049-1050, Dec. 1999.
90. C.-Y. Huang, T.-C. Chen, and C.-L. Huang, "Robust control of induction motor with a neural-network load torque estimator and a neural-network identification," IEEE Trans. Ind. Electron., vol. 46, no. 5, pp. 990-998, Oct. 1999.
91. J. CatalaiLopez, L. Romeral, A. Arias, and E. Aldabas, "Novel fuzzy adaptive induction motor drive," IEEE Trans. Ind. Electron., vol. 53, no. 4, pp. 1170-1178, Jun. 2006.
92. F.-J. Lin and P.-H. Shen, "Robust fuzzy neural network sliding-mode control for two-axis motion control system," IEEE Trans. Ind. Electron., vol. 53, no. 4, pp. 1209-1225, Aug. 2006.
93. J. Chia-Feng and C. Jung-Shing, "Water bath temperature control by a recurrent fuzzy controller and its FPGA implementation," IEEE Trans. Ind. Electron., vol. 53, no. 3, pp. 941-949, Jun. 2006.
94. Y. Chin Tsu, W. Wan-De, and L. Yen Tsun, "FPGA realization of a neural-network-based nonlinear channel equalizer," IEEE Trans. Ind. Electron., vol. 51, no. 2, pp. 472-479, Apr. 2004.
95. L. A. Zadeh, "Outline of a new approach to the analysis of complex systems and decision processes," IEEE Trans. Syst., Man, Cybern., vol. SMC-3, no. 1, pp. 28-44, Jan. 1973.
96. S. Sanchez-Solano, R. Senhadji, A. Cabrera, I. Baturone, C. J. Jimenez, and A. Barriga, "Prototyping of fuzzy logic-based controllers using standard FPGA development boards," in Proc. 13th IEEE Int. Workshop RSP, 2002, CD-ROM.
97. S. Poorani, T. V. S. Urmila Priya, K. Udaya Kumar, and S. Renganarayanan, "FPGA based fuzzy logic controller for electric vehicle," J. Inst. Electr. Eng., Singapore, vol. 45, no. 5, pp. 1-14, 2005.
98. D. Kim, "An implementation of fuzzy logic controller on the reconfigurable FPGA system," IEEE Trans. Ind. Electron., vol. 47, no. 3, pp. 703-715, Jun. 2000.
99. E. Lago, M. A. Hinojosa, C. J. Jiménez, A. Barriga, and S. Sánchez-Solano, "Implementation of fuzzy controllers," in Proc. DCIS Conf., 1997, pp. 715-720.
100. F. J. Lin, D. H. Wang, and P. K. Huang, "FPGA-based fuzzy sliding-mode control for a linear induction motor drive," Proc. Inst. Electr. Eng. - Electr. Power Appl., vol. 152, no. 5, pp. 1137-1148, Sep. 2005.
101. A. Klepaczko, A. Napieralski, R. Kielbik, and J. M. Moreno, "Hardware implementation of programmable neural networks," in Proc. Nanotech 2003, vol. 3, pp. 115-118.
102. A. Nelson and T. Marcelo, "Custom architectures for fuzzy and neural networks controllers," J. Comput. Sci. Technol., vol. 2, no. 7, pp. 9-15, Oct. 2002.
103. M. Trimborne, "Optimizing intelligent DAQ devices with NI LabVIEW 8," Nat. Instrum. News, pp. 8-9, Feb. 2006.
104. C. Ortega and A. M. Tyrell, "A hardware implementation of an embryonic architecture using virtex FPGAs," in Proc. Int. Conf. Evolvable Syst.: From Biol. Hardware Conf., 2000, pp. 155-164.
105. J. S. Kelly et al., "Design and implementation of digital controllers for smart structures using field programmable gate arrays," Smart Mater. Struct., vol. 6, no. 5, pp. 559-572, Oct. 1997.
106. Sercos North America, "Motion control interface comes as FPGA code," Engineeringtalk, on line design news journal, Aug. 12, 2005. [Online]. Available: http://www.engineeringtalk.com/news/ser/ser111.html
107. W. Naouar, L. Charaabi, E. Monmasson, and I. Slama-Belkhodja, "Realization of a library of FPGA reconfigurable IP-core functions for the control of electrical systems," in Proc. EPE-PEMC Conf., 2004, CD-ROM.
108. I. Takahachi and T. Nogushi, "A new quick response and high efficiency control strategy of an induction motor," IEEE Trans. Ind. Appl., vol. IA-28, no. 5, pp. 820-827, Sep./Oct. 1986.
109. A. A. Naassani, E. Monmasson, and J. P. Louis, "Synthesis of direct torque and rotor flux control algorithms by means of sliding mode theory," IEEE Trans. Ind. Electron., vol. 51, no. 3, pp. 785-799, Jun. 2005.
110. E. Monmasson, A. A. Naassani, and J. P. Louis, "Extension of the DTC concept," IEEE Trans. Ind. Electron., vol. 48, no. 3, pp. 715-717, Jun. 2001.
111. L. Charaâbi, E. Monmasson, A. Naassani, and I. Slama-Belkhodja, "FPGA-based implementation of DTSFC and DTRFC algorithms," in Proc. IEEE IECON, 2005, CD-ROM.
112. L. Charaâbi, E. Monmasson, A. Naassani, I. Slama-Belkhodja, and M. H. Belmimoun, "Choosing FPGA or DSP for control algorithms. The case of the DTC," in Proc. Electrimacs Conf., 2005, CD-ROM.
113. M. G. Simoes et al., "Design and performance evaluation of a fuzzy-logic-based variable speed wind generation system," IEEE Trans. Ind. Appl., vol. 33, no. 4, pp. 956-965, Jul./Aug. 1997.
114. G. De Michell and R. K. Gupta, "Hardware/software co-design," Proc. IEEE, vol. 85, no. 3, pp. 349-365, Mar. 1997.