An enhanced global router with consideration of general layer directives

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2011, Pages 53-60

  Lee, Tsung Hsien ^a   Chang, Yen Jung ^a   Wang, Ting Chi ^b  

^a The University of Texas at Austin   (United States)

^b NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

computer aided design; global routing; layer directives; vlsi

Indexed keywords

ARBITRARY LAYERS; CRITICAL NET; GLOBAL ROUTERS; GLOBAL ROUTING; LAYER ASSIGNMENT; LAYER DIRECTIVES; TEST CASE; VLSI; WIRE LENGTH;

COMPUTER AIDED DESIGN;

ROUTING PROTOCOLS;

EID: 79955076211     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1960397.1960411     Document Type: Conference Paper

References (22)

1. ISPD 2007 Global Routing Contest.
2. ISPD 2008 Global Routing Contest.
3. C. J. Alpert, C. Chu, and P. G. Villarrubia. The coming of age of physical synthesis. In Proceedings of International Conference on Computer-Aided Design, pages 246-249, San Jose, CA, 2007.
4. Y.-J. Chang, T.-H. Lee, and T.-C. Wang. GLADE: A modern global router considering layer directives. In Proceedings of International Conference on Computer-Aided Design, pages 319-323, San Jose, CA, 2010.
5. Y.-J. Chang, Y.-T. Lee, J.-R. Gao, P.-C. Wu, and T.-C. Wang. NTHU-Route 2.0: A robust global router for modern designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(12):1931-1944, 2010.
6. H.-Y. Chen, C.-H. Hsu, and Y.-W. Chang. High-performance global routing with fast overflow reduction. In Proceedings of Asia and South Pacific Design Automation Conference, pages 582-587, Yokohama, Japan, 2009.
7. M. Cho, K. Lu, K. Yuan, and D. Z. Pan. Boxrouter 2.0: A hybrid and robust global router with layer assignment for routability. ACM Transactions on Design Automation of Electronic Systems, 14(2):1-21, 2009.
8. C. Chu and Y.-C. Wong. FLUTE: Fast lookup table based rectilinear steiner minimal tree algorithm for VLSI design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(1):70-83, 2008. (Pubitemid 350281168)
9. K.-R. Dai, W.-H. Liu, and Y.-L. Li. Efficient simulated evolution based rerouting and congestion-relaxed layer assignment on 3-d global routing. In Proceedings of Asia and South Pacific Design Automation Conference, pages 570-575, Yokohama, Japan, 2009.
10. C.-H. Hsu, H.-Y. Chen, and Y.-W. Chang. Multi-layer global routing considering via and wire capacities. In Proceedings of International Conference on Computer-Aided Design, pages 350-355, San Jose, CA, 2008.
11. J. Hu, J. A. Roy, and I. L. Markov. Completing high-quality global routes. In Proceedings of International Symposium on Physical Design, pages 35-41, San Francisco, CA, 2010.
12. T.-H. Lee and T.-C. Wang. Congestion-constrained layer assignment for via minimization in global routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(9):1643-1656, 2008.
13. T.-H. Lee and T.-C. Wang. Robust layer assignment for via optimization in multi-layer global routing. In Proceedings of International Symposium on Physical Design, pages 159-166, San Diego, CA, 2009.
14. Z. Li, C. J. Alpert, S. Hu, T. Muhmud, S. T. Quay, and P. G. Villarrubia. Fast interconnect synthesis with layer assignment. In Proceedings of International Symposium on Physical Design, pages 71-77, Portland, OR, 2008.
15. M. D. Moffitt. Maizerouter: Engineering an effective global router. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(11):2017-2026, 2008.
16. M. D. Moffitt. Global routing revisited. In Proceedings of International Conference on Computer-Aided Design, pages 805-808, San Jose, CA, 2009.
17. M. M. Ozdal and M. D. F. Wong. Archer: A history-based global routing algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(4):528-540, 2009.
18. M. Pan and C. Chu. Fastroute: a step to integrate global routing into placement. In Proceedings of International Conference on Computer-Aided Design, pages 464-471, San Jose, CA, 2006.
19. M. Pan and C. Chu. Fastroute 2.0: A high-quality and efficient global router. In Proceedings of Asia and South Pacific Design Automation Conference, pages 250-255, Yokohama, Japan, 2007.
20. W. Swartz. Issues in global routing. In Proceedings of International Symposium on Physical Design, pages 142-147, Portland, USA, 2008.
21. T.-H. Wu, A. Davoodi, and J. T. Linderoth. A parallel integer programming approach to global routing. In Proceedings of Design Automation Conference, pages 194-199, Anaheim, CA, 2010.
22. Y. Xu and C. Chu. An auction based pre-processing technique to determine detour in global routing. In Proceedings of International Conference on Computer-Aided Design, pages 305-311, San Jose, CA, 2010.