GLADE: A modern global router considering layer Directives

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2010, Pages 319-323

  Chang, Yen Jung ^a   Lee, Tsung Hsien ^a   Wang, Ting Chi ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CRITICAL NET; DESIGN CYCLE; GLOBAL ROUTERS; GLOBAL ROUTING; HIGH-QUALITY SOLUTIONS; REAL PROBLEMS; RESEARCH AND DEVELOPMENT; WIRE LENGTH;

COMPUTER AIDED DESIGN;

EID: 78650897550     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2010.5654094     Document Type: Conference Paper

References (22)

1. ISPD 2007 Global Routing Contest. [Online]. Available: http: //www.sigda.org/ispd2007/rcontest/
2. ISPD 2008 Global Routing Contest. [Online]. Available: http: //www.sigda.org/ispd2008/contests/ispd08rc.html
3. M. M. Ozdal and M. D. F. Wong, "Archer: a history-driven global, routing algorithm," in Proceedings of International Conference on ComputerAided Design, San Jose, CA, 2007, pp. 488-495.
4. M. Cho, K. Lu, K. Yuan, and D. Z. Pan, "Boxrouter 2.0: architecture and implementation of a hybrid and robust global router," in Proceedings of International Conference on Computer-Aided Design, San Jose, CA, 2007, pp. 503-508.
5. Y. Zhang, Y. Xu, and C. Chu, "Fastroute 3.0: A fast and high quality global router based on virtual capacity," in Proceedings of International Conference on Computer-Aided Design, San Jose, CA, 2008, pp. 344-349.
6. Y. Xu, Y. Zhang, and C. Chu, "Fastroute 4.0: Global router with efficient via minimization," in Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2009, pp. 576-581.
7. J. A. Roy and I. L. Markov, "High-performance routing at the nanometer scale," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 6, pp. 1066-1077, 2008.
8. K.-R. Dai, W.-H. Liu, and Y-L. Li, "Efficient simulated evolution based rerouting and congestion-relaxed layer assignment on 3-d global routing," in Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2009, pp. 570-575.
9. H.-Y. Chen, C-H. Hsu, and Y-W. Chang, "High-performance global, routing with fast overflow reduction," in Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2009, pp. 582-587.
10. J.-R. Gao, R-C. Wu, and T.-C. Wang, "A new global router for modern designs," in. Proceedings of Asia and South Pacific Design Automation Conference, Seoul, Korea, 2008, pp. 232-237.
11. Y-J. Chang, Y-T. Lee, and. T.-C Wang, "NTHU-Route 2.0: A fast and stable global router," in Proceedings of International Conference on Computer-Aided Design, CA, USA, 2008, pp. 338-343.
12. T-H. Wu, A. Davoodi, and J. T. Linderoth, "GRIP: scalable 3d global routing using integer programming," in Proceedings of Design Automation Conference, San Francisco, CA, 2009, pp. 320-325.
13. C-H. Hsu, H.-Y Chen, and Y-W. Chang, "Multi-layer global routing considering via and wire capacities," in Proceedings of International Conference on Computer-Aided Design, CA, USA, 2008, pp. 350-355.
14. T-H. Lee and. T.-C. Wang, "Robust layer assignment for via optimization in multi-layer global, routing," in Proceedings of International Symposium on Physical Design, CA, USA, 2009, pp. 1.59-166.
15. W. Swartz, "Issues in global routing," in Proceedings of International Symposium on Physical Design, Portland, USA, 2008, pp. 142-147.
16. C J. Alpert, C." Chu, and P. G. Villarrubia, "The coming of age of physical synthesis," in Proceedings of International Conference on Computer-Aided Design, San Jose, CA, 2007, pp. 246-249.
17. Z. Li, C J. Alpert, S. Hu, T. Muhmud, S. T Quay, and P. G. Villarrubia, "Fast interconnect synthesis with layer assignment," in Proceedings of International Symposium on Physical Design, Portland, OR, 2008, pp. 71-77.
18. M. D. Moffitt, "Global, routing revisited," in Proceedings of International Conference on Computer-Aided Design, CA, USA, 2009 pp. 805-808.
19. C Chu and Y-C Wong, "FLUTE: Fast lookup table based rectilinear steiner minimal tree algorithm, for VLSI design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 1, pp. 70-83, 2008.
20. M. Pan and C Chu, "Fastroute: a step to integrate global, routing into placement," in Proceedings of International Conference on ComputerAided Design, San Jose, CA, 2006, pp. 464-471.
21. -, "Fastroute 2.0: A high-quality and efficient global router," in Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2007, pp. 250-255.
22. T-H. Lee and T-C Wang, "Congestion-constrained layer assignment for via minimization in global routing," IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, vol. 27, no. 9, pp. 1643-1656, 2008.