NTHU-Route 2.0: A robust global router for modern designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 29, Issue 12, 2010, Pages 1931-1944

  Chang, Yen Jung ^a   Lee, Yu Ting ^b   Gao, Jhih Rong ^a   Wu, Pei Ci ^c   Wang, Ting Chi ^d  

^a The University of Texas at Austin   (United States)

^b CHUNGHWA TELECOM CO LTD   (Taiwan)

^c University of Illinois at Urbana Champaign   (United States)

^d NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Global router

Indexed keywords

GLOBAL ROUTERS; IMPLEMENTATION TECHNIQUES; REGION IDENTIFICATION; RUNTIMES; SOLUTION QUALITY;

ROUTERS;

BENCHMARKING;

EID: 78649340174     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2061590     Document Type: Article

References (28)

1. J.-R. Gao, P.-C. Wu, and T.-C. Wang, "A new global router for modern designs, " in Proc. Asia South Pacific Des. Autom. Conf., 2008, pp. 232-237.
2. C. Y. Lee, "An algorithm for path connection and its application, " IRE Trans. Electron. Comput., vol. EC-10, no. 3, pp. 346-365, 1961.
3. R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh, "Pattern routing: Use and theory for increasing predictability and avoiding coupling, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 7, pp. 777-790, Jul. 2002.
4. C. Albrecht, "Global routing by new approximation algorithms for multicommodity flow, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 20, no. 5, pp. 622-632, May 2001.
5. ISPD 2007 Global Routing Contest [Online]. Available: http://www.sigda.org/ispd2007/contest.html
6. ISPD 2008 Global Routing Contest [Online]. Available: http://www.sigda.org/ispd2008/contests/ispd08rc.html
7. M. M. Ozdal and M. D. F. Wong, "Archer: A history-based global routing algorithm, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 28, no. 4, pp. 528-540, Apr. 2009.
8. M. Cho, K. Lu, K. Yuan, and D. Z. Pan, "Boxrouter 2.0: A hybrid and robust global router with layer assignment for routability, " ACM Trans. Des. Autom. Electron. Syst., vol. 14, no. 2, pp. 1-21, 2009.
9. Y. Zhang, Y. Xu, and C. Chu, "Fastroute 3.0: A fast and high quality global router based on virtual capacity, " in Proc. Int. Conf. Comput.-Aided Design, 2008, pp. 344-349.
10. Y. Xu, Y. Zhang, and C. Chu, "Fastroute 4.0: Global router with efficient via minimization, " in Proc. Asia South Pacific Des. Autom. Conf., 2009, pp. 576-581.
11. J. A. Roy and I. L. Markov, "High-performance routing at the nanometer scale, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 6, pp. 1066-1077, Jun. 2008.
12. T.-H. Wu, A. Davoodi, and J. T. Linderoth, "GRIP: Scalable 3D global routing using integer programming, " in Proc. Des. Autom. Conf., 2009, pp. 320-325.
13. M. D. Moffitt, "Maizerouter: Engineering an effective global router, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 11, pp. 2017-2026, Nov. 2008.
14. K.-R. Dai, W.-H. Liu, and Y.-L. Li, "Efficient simulated evolution based rerouting and congestion-relaxed layer assignment on 3-D global routing, " in Proc. Asia South Pacific Des. Autom. Conf., 2009, pp. 570-575.
15. H.-Y. Chen, C.-H. Hsu, and Y.-W. Chang, "High-performance global routing with fast overflow reduction, " in Proc. Asia South Pacific Des. Autom. Conf., 2009, pp. 582-587.
16. G. W. Clow, "A global routing algorithm for general cells, " in Proc. Des. Autom. Conf., 1984, pp. 45-51.
17. M. Pan and C. Chu, "Fastroute 2.0: A high-quality and efficient global router, " in Proc. Asia South Pacific Des. Autom. Conf., 2007, pp. 250-255.
18. R. T. Hadsell and P. H. Madden, "Improved global routing through congestion estimation, " in Proc. Des. Autom. Conf., 2003, pp. 28-31.
19. Z. Cao, T. Jing, J. Xiong, Y. Hu, Z. Feng, L. He, and X. Hong, "Fashion: A fast and accurate solution to global routing problem, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 4, pp. 726-737, Apr. 2008.
20. M. Pan and C. Chu, "Fastroute: A step to integrate global routing into placement, " in Proc. Int. Conf. Comput.-Aided Des., 2006, pp. 464-471.
21. M. Cho and D. Z. Pan, "Boxrouter: A new global router based on box expansion and progressive ILP, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 26, no. 12, pp. 2130-2143, Dec. 2007.
22. L. McMurchie and C. Ebeling, "Pathfinder: A negotiation-based performance-driven router for FPGAs, " in Proc. Int. Symp. Field-Programmable Gate Arrays, 1995, pp. 111-117.
23. T.-H. Lee and T.-C. Wang, "Congestion-constrained layer assignment for via minimization in global routing, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 9, pp. 1643-1656, Sep. 2008.
24. C.-H. Hsu, H.-Y. Chen, and Y.-W. Chang, "Multilayer global routing with via and wire capacity considerations, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 29, no. 5, pp. 685-696, May 2010.
25. C. Chu and Y.-C. Wong, "FLUTE: Fast lookup table based rectilinear Steiner minimal tree algorithm for VLSI design, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 1, pp. 70-83, Jan. 2008.
26. Gompertz Curve [Online]. Available: http://en. wikipedia.org/wiki/ Gompertz-curve
27. Labyrinth [Online]. Available: http://www.ece.ucsb.edu/kastner/labyrinth
28. GRIP [Online]. Available: http://wiscad.ece.wisc.edu/gr