Robust layer assignment for via optimization in multi-layer global routing

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2009, Pages 159-166

  Lee, Tsung Hsien ^a   Wang, Ting Chi ^b  

^a INSTITUTE OF INFORMATION SCIENCE   (Taiwan)

^b NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Computer aided design; Global routing; Layer assignment; Optimization; Via; VLSI

Indexed keywords

DYNAMIC PROGRAMMING TECHNIQUES; GLOBAL ROUTING; LAYER ASSIGNMENT; NET ORDER; VIA; VLSI; WIRE CONGESTION;

COMPUTER AIDED DESIGN; CONVERGENCE OF NUMERICAL METHODS; DYNAMIC PROGRAMMING; ROUTING ALGORITHMS; SYSTEMS ENGINEERING; THREE DIMENSIONAL; TRAVELING SALESMAN PROBLEM;

WIRE;

EID: 70349111837     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1514932.1514968     Document Type: Conference Paper

References (17)

1. M.M. Ozdal and M.D.F. Wong, "Archer: A History-Driven Global Routing Algorithm," Proceedings of International Conference on Computer-Aided Design, pp. 488-495, 2007.
2. J.A. Roy and I.L. Markov, "High Performance Routing at the Nanometer Scale," Proceedings of International Conference on Computer-Aided Design, pp. 496-502, 2007.
3. M. Cho, K. Lu, K. Yuan, and D.Z. Pan, "BoxRouter 2.0: Architecture and Implementation of a Hybrid and Robust Global Router," Proceedings of International Conference on Computer-Aided Design, pp. 503-508, 2007.
4. M.D. Moffitt, "MaizeRouter: Engineering an Effective Global Router," Proceedings of Asia and South Pacific Design Automation Conference, pp. 226-231, 2008.
5. J.-R. Gao, P.-C. Wu, and T.-C. Wang, "A New Global Router for Modern Designs," Proceedings of Asia and South Pacific Design Automation Conference, pp. 232-237, 2008.
6. Y.-J. Chang, Y.-T. Lee, and T.-C. Wang, "NTHU-Route 2.0: A Fast and Stable Global Router," Proceedings of International Conference on Computer-Aided Design, pp. 338-343, 2008.
7. Y. Zhang, Y. Xu, and C. Chu, "FastRoute 3.0: A Fast and High Quality Global Router based on Virtual Capacity," Proceedings of International Conference on Computer-Aided Design, pp. 344-349, 2008.
8. C.-H. Hsu, H.-Y. Chen, and Y.-W. Chang, "Multi-layer Global Routing Considering Via and Wire Capacities," Proceedings of International Conference on Computer-Aided Design, pp. 350-355, 2008.
9. M. Cho and D.Z. Pan, "BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP," Proceedings of Design Automation Conference, pp. 373-378, 2006.
10. M. Pan and C. Chu, "FastRoute 2.0: A High-quality and Efficient Global Router," Proceedings of Asia and South Pacific Design Automation Conference, pp. 250-255, 2007.
11. T.-H. Lee and T.-C. Wang, "Congestion-Constrained Layer Assignment for Via Minimization in Global Routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, No. 9, pp. 1643-1656, September 2008.
12. M.J. Ciesielski, "Layer Assignment for VLSI Interconnect Delay Minimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 8, No. 6, pp. 702-707, June 1989.
13. D. Wu, J. Hu, R. Mahapatra, and M. Zhao, "Layer Assignment for Crosstalk Risk Minimization," Proceedings of Asia and South Pacific Design Automation Conference, pp. 159-162, 2004.
14. ISPD 2007 Global Routing Contest. [Online]. Available: http://www.sigda.org/ispd2007/contest.html
15. ISPD 2008 Global Routing Contest. [Online]. Available: http://www.sigda.org/ispd2008/contests/ispd08rc.html
16. T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stein, Introduction to Algorithms, Second Edition, The MIT Press, 2001.
17. FGR 1.1 [Online]. Available: http://vlsicad.eecs.umich.edu/BK/FGR