BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability

ACM Transactions on Design Automation of Electronic Systems

Volumn 14, Issue 2, 2009, Pages

  Cho, Minsik ^a,b   Lu, Katrina ^a,b   Yuan, Kun ^a,b   Pan, David Z ^a,b  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b The University of Texas at Austin   (United States)

Author keywords

Congestion; Global routing; Integer linear programming; Layer assignment; Physical design; Routability; VLSI

Indexed keywords

CONGESTION; GLOBAL ROUTING; INTEGER LINEAR PROGRAMMING; LAYER ASSIGNMENT; PHYSICAL DESIGN; ROUTABILITY; VLSI;

DYNAMIC PROGRAMMING; INTEGER PROGRAMMING; INTEGRATED CIRCUIT LAYOUT; LINEAR PROGRAMMING; LINEARIZATION; OPTIMIZATION; ROUTERS;

ROUTING ALGORITHMS;

EID: 65849350514     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1497561.1497575     Document Type: Article

References (44)

1. AHN, K. AND SAHNI, S. 1993. Constrained via minimization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 12, 2, 273-282. (Pubitemid 23643890)
2. ALBRECHT, C. 2001. Global routing by new approximation algorithms for multicommodity flow. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 20, 5, 622-632.
3. ALPERT, C. J., GANDHAM, G., HRKIC, M., HU, J., QUAY, S. T., AND SZE, C. 2004. Porosity aware buffered steiner tree construction. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 23, 4, 517-526.
4. BRENNER, U. AND ROHE, A. 2003. An effective congestion-driven placement framework. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 22, 4, 387-394.
5. BURSTEIN, M. AND PELAVIN, R. 1983. Hierarchical wire routing. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 2, 4 (Oct), 223-234. (Pubitemid 14486457)
6. CAO, Z., JING, T., XIONG, J., HU, Y., HE, L., AND HONG, X. 2007. DpRouter: A fast and accurate dynamic-pattern-based global routing algorithm. In Proceedings of the Asia and South Pacific Design Automation Conference.
7. CHANG, C.-C. AND CONG, J. 1999. An efficient approach to multilayer layer assignment with an application to via minimization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 18, 5, 608-620.
8. CHANG, K. C. AND DU, H. C. 1988. Layer assignment problem for three-layer routing. IEEE Trans. Comput. 37, 5, 625-632. (Pubitemid 18639232)
9. CHO, M. AND PAN, D. Z. 2006. BoxRouter: A new global router based on box expansion and progressive ILP. In Proceedings of the Design Automation Conference.
10. CHO, M. AND PAN, D. Z. 2007. BoxRouter: A new global router based on box expansion and progressive ILP. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 12, 2130-2143. (Pubitemid 350157855)
11. CHO, M., XIANG, H., PURI, R., AND PAN, D. Z. 2006. Wire density driven global routing for CMP variation and timing. In Proceedings of the International Conference on Computer Aided Design.
12. CHU, C. C. N. 2004. FLUTE: Fast lookup table based wirelength estimation technique. In Proceedings of the International Conference on Computer Aided Design.
13. CIESIELSKI, M. J. AND KINNEN, E. 1981. An optimum layer assignment for routing in ICs and PCBs. In Proceedings of the Design Automation Conference.
14. CONG, J. 1997. Challenges and opportunities for design innovations in nanometer technologies. SRC Design Science Concept Papers.
15. CONG, J., FANG, J., XIE, M., AND ZHANG, Y. 2005. MARS-A multilevel full-chip gridless routing system. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 24, 3, 382-394.
16. GAO, J.-R., WU, P.-C., AND WANG, T.-C. 2008. High-performance routing at the nanometer scale. In Proceedings of the Asia and South Pacific Design Automation Conference.
17. HADSELL, R. T. AND MADDEN, P. H. 2003. Improved global routing through congestion estimation. In Proceedings of the Design Automation Conference.
18. HENTSCHKE, R., NARASIMHAN, J., JOHANN, M., AND REIS, R. 2007. Maze routing steiner trees with effective critical sink optimization. In Proceedings of the International Symposium on Physical Design. (Pubitemid 47485391)
19. HTTP://WWW.ISPD.CC/ISPD07CONTEST.HTML.
20. HU, J. AND SAPATNEKAR, S. 2000. A timing-constrained algorithm for simultaneous global routing of multimple nets. In Proceedings of the International Conference on Computer Aided Design. (Pubitemid 34089299)
21. HU, J. AND SAPATNEKAR, S. 2002. A survey on multi-net global routing for integrated circuits. Integration, VLSI J. 31, 1, 1-49. (Pubitemid 35458279)
22. JHANG, K. 2000. Minimum crosstalk layer assignment in a three layer HVH channel routing based on linear pseudo Boolean optimization. In Proceedings of the International Conference on Microelectronics.
23. KASTNER, R., BOZORGZADEH, E., AND SARRAFZADEH, M. 2001. An exact algorithm for coupling-free routing. In Proceedings of the International Symposium on Physical Design.
24. KASTNER, R., BOZORGZADEH, E., AND SARRAFZADEH, M. 2002. Pattern routing: Use and theory for increasing predictability and avoiding coupling. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 21, 7, 777-790.
25. KAY, R. AND RUTENBAR, R. A. 2000. Wire packing: A strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution. In Proceedings of the International Symposium on Physical Design.
26. KUTZSCHEBAUCH, T. AND STOK, L. 2001. Congestion aware layout driven logic synthesis. In Proceedings of the International Conference on Computer Aided Design. (Pubitemid 34520245)
27. LEE, K.-Y. AND WANG, T.-C. 2006. Post-routing redundant via insertion for yield/reliability improvement. In Proceedings of the Asia and South Pacific Design Automation Conference. (Pubitemid 44375944)
28. MCMURCHIE, L. AND EBELING, C. 1995. PathFinder: A negotiation-based performance-driven router for FPGAs. In Proceedings of the ACM Symposium on FPGAs.
29. NACLERIO, N., MASUDA, S., AND N=, K. 1989. The via minimization problem is NP-complete. IEEE Trans. Comput. 38, 11, 1604-1608. (Pubitemid 20642389)
30. OZDAL, M. M. AND WONG, M. D. F. 2007. ARCHER: A history-driven global routing algorithm. In Proceedings of the International Conference on Computer Aided Design.
31. PAN, M. AND CHU, C. 2006. FastRoute: A step to integrate global routing into placement. In Proceedings of the International Conference on Computer Aided Design.
32. PAN, M. AND CHU, C. 2007. Fastroute 2.0: A high-quality and efficient global router. In Proceedings of the Asia and South Pacific Design Automation Conference.
33. ROY, J. A. AND MARKOV, I. L. 2007. High-performance routing at the nanometer scale. In Proceedings of the International Conference on Computer Aided Design.
34. SEMICONDUCTOR INDUSTRY ASSOCIATION. 2007. International Technology Roadmap for Semiconductors. Semiconductor Industry Association.
35. SHI, C.-J., VANNELLI, A., AND VLACH, J. 1997. Performance-driven layer assignment by integer linear programming and path-constrained hypergraph partitioning. J. Heurist. 3, 3, 225-243. (Pubitemid 127509040)
36. UTDA. http://www.cerc.utexas.edu/utda.
37. WENTING, H., HONG, Y., XIANLONG, H., WEIMIN, C. Y. W., GU, G. J., AND KAO, W. 2001. A new congestion-driven placement algorithm based on cell inflation. In Proceedings of the Asia and South Pacific Design Automation Conference.
38. WESTRA, J., BARTELS, C., AND GROENEVELD, P. 2004. Probabilistic congestion prediction. In Proceed-ings of the International Symposium on Physical Design.
39. WESTRA, J., BARTELS, C., AND GROENEVELD, P. 2005. Is probabilistic congestion estimation worthwhile? In Proceedings of the System-Level Interconnect on Prediction.
40. WESTRA, J., GROENEVELD, P., YAN, T., AND MADDEN, P. H. 2005. Global routing: Metrics, benchmarks, and tools. In Proceedings of the IEEE Design Automation Technical Conference on Electronic Design Process.
41. WU, D., HU, J., AND MAHAPATRA, R. 2005. Coupling aware timing optimization and antenna avoidance in layer assignment. In Proceedings of the International Symposium on Physical Design.
42. WU, D., HU, J., AND MAHAPATRA, R. 2006. Antenna avoidance in layer assignment. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 25, 4, 734-74.
43. WU, D., HU, J., MAHAPATRA, R., AND ZHAO, M. 2004. Layer assignment for crosstalk risk minimization. In Proceedings of the Asia and South Pacific Design Automation Conference.
44. XU, G. R., TIAN, D. Z. P., AND WONG, M. D. F. 2005. CMP aware shuttle mask floorplanning. In Proceedings of the Asia and South Pacific Design Automation Conference.