Efficient simulated evolution based rerouting and congestion-relaxed layer assignment on 3-D global routing

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2009, Pages 570-575

  Dai, Ke Ren ^a   Liu, Wen Hao ^a   Li, Yih Lang ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

GLOBAL ROUTERS; GLOBAL ROUTING; INTERCONNECTION DESIGNS; LAYER ASSIGNMENTS; MINIMIZATION METHODS; PSEUDO RANDOMS; RAPID SEARCHES; ROUTABILITY; ROUTING SPEED; ROUTING TECHNIQUES; RUN-TIME; SIMULATED EVOLUTIONS; TWO STAGES; WIRE LENGTHS;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ROUTING ALGORITHMS; SYSTEMS ENGINEERING; WIRE;

ROUTERS;

EID: 64549099361     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2009.4796541     Document Type: Conference Paper

References (17)

1. R. Kastner, E. Bozorgzadeh and M. Sarrafzadeh, "Pattern routing: use and theory for increasing predictability and avoiding coupling," IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, pages 777-790, July 2002.
2. R.T. Hadsell and P. H. Madden, "Improve global routing through congestion estimation," In Proc. Design Automation Conf., pages 28-31, 2003
3. M. Cho and D. Pan, "BoxRouter: A new global router based on box expansion and progressive ILP," In Proc. Design Automation Conf., pages 373-378, 2006.
4. M. Pan and C. Chu, "FastRoute : A step to integrate global routing into placement," In Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, pages 464-471, 2006.
5. M. Pan and C. Chu, "FastRoute 2.0: A high-quality and efficient global router," In Proc. Asia and South Pacific Design Automation Conf., pages 250-255, 2007.
6. http://www.sigda.org/ispd2007/contest.html
7. M. M. Ozdal and M. D.F. Wong, "ARCHER: A history-driven global routing algorithm," In Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, pages 488-495, 2007.
8. M. Cho, K. Lu, K. Yuan, and D. Z. Pan, "BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router," In Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, pages 503-508, 2007
9. J. A. Roy and I. L. Markov, "High-performance routing at the nanometer scale," In Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, pages 496-502, 2007
10. J.-R. Gao, P.-C. Wu, and T.-C Wang, "A new global router for modern designs", In Proc. Asia and South Pacific Design Automation Conf., pages 232-237, 2008.
11. L. McMurchie and C. Ebeling, "Pathfinder : A negotiation-based performance-driven router for FPGAs," In Proc. Of ACM Int'l Symp on Field-Programmable Gate Arrays, pages 111-117, 1995.
12. M. D. Moffitt, "MaizeRouter: Engineering an effective global router," In Proc. Asia and South Pacific Design Automation Conf., pages 232-237,2008.
13. http://www.ispd.cc/contests/ispd08rc.html
14. C. Chu, Y. Wong, "Fast and accurate rectilinear steiner minimal tree algorithm for VLSI design," In Proc. Intl. Symp. On Physical Desgin, pages 28-35, 2005
15. Y.-L. Lin, Y.-C. Hsu, and F.-S. Tsai, "SILK: A simulated evolution router," IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, Vol. 8, No. 10, pages 1108-1114, Oct. 1989.
16. N. J. Naclerio, S. Masuda, and K. Nakajima, "The via minimization problem is NP-complete," IEEE Trans. Comput, pages 1604-1608, Nov. 1989.
17. T.-H. Lee, T.-C. Wang, "Congestion-constrained layer assignment for via minimization in global routing," IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, Ni. 9, pages 1643-1656, Sep. 2008.