Completing high-quality global routes

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2010, Pages 35-41

  Hu, Jin ^a   Roy, Jarrod A ^b   Markov, Igor L ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

Global routing

Indexed keywords

DYNAMIC ADJUSTMENT; GLOBAL ROUTING; HIGH QUALITY; MANUFACTURABILITY; PENALTY FUNCTION; POWER CONSUMPTION; WIRE LENGTH; WORK FOCUS;

ROUTING PROTOCOLS;

LAGRANGE MULTIPLIERS;

EID: 77952285597     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1735023.1735035     Document Type: Conference Paper

References (21)

1. T. F. Chan, J. Cong, J. Shinnerl, K. Sze, M. Xie, "mPL6: Enhanced Multilevel Mixed-size Placement with Congestion Control," Modern Circuit Placement, pp. 247-288, 2007.
2. Y.-J. Chang, Y.-T. Lee, T.-C. Wang, "NTHU-Route 2.0: A Fast and Stable Global Router," ICCAD, pp. 338-343, 2008.
3. H.-Y. Chen, C.-H. Hsu, Y.-W. Chang, "High-performance Global Routing with Fast Overflow Reduction," ASPDAC, pp. 582-587, 2009.
4. M. Cho, K. Lu, K. Yuan, D. Z. Pan, "BoxRouter 2.0: Architecture and Implementation of a Hybrid and Robust Global Router," ICCAD, pp. 503-508, 2007.
5. R. Hadsell, P. Madden, "Improved Global Routing through Congestion Estimation," DAC, pp. 28-31, 2003.
6. J. Hu, J. A. Roy, I. L. Markov, "Sidewinder: A Scalable ILP-based Router," SLIP, pp. 73-80, 2008.
7. ISPD 2007 Global Routing Contest and benchmark suite. http://www.sigda.org/ispd2007/rcontest/
8. ISPD 2008 Global Routing Contest and benchmark suite. http://www.sigda.org/ispd2008/contests/ispd08rc.html
9. Z.-W. Jiang, B.-Y. Su, Y.-W. Chang, "Routability-driven Analytic Placement by Net Overlapping Removal for Large-scale Mixed-size Designs," DAC, pp. 167-172, 2008.
10. S. Lee, M. D. F. Wong, "Timing-driven Routing for FPGAs based on Lagrangian Relaxation," IEEE TCAD, vol. 22(4), pp. 506-510, 2003.
11. T.-H. Lee, T.-C. Wang, "Robust Layer Assignment for Via Optimization in Multi-layer Global Routing," ISPD, pp. 159-166, 2009.
12. L. McMurchie, C. Ebeling, "PathFinder: A Negotiation-based Performance-driven Router for FPGAs," FPGA, 1995.
13. M. Moffitt, "MAIZEROUTER: Engineering an Effective Global Router," IEEE TCAD, vol. 27(11), pp. 2017-2026, 2008.
14. D. Müller, "Optimizing Yield in Global Routing," ICCAD, pp. 480-486, 2006.
15. M. Pan, C. Chu, "FastRoute: A Step to Integrate Global Routing into Placement," ICCAD, pp. 464-471, 2006.
16. M. Pan, C. Chu, "IPR: An Integrated Placement and Routing Algorithm," DAC, pp. 59-62, 2007.
17. M. Pan, C. Chu, "FastRoute 2.0: A High-quality and Efficient Global Routing," ASPDAC, pp. 250-255, 2007.
18. J. A. Roy, I. L. Markov, "High-performance Routing at the Nanometer Scale," TCAD, vol. 27(6), pp. 1066-1077, 2008.
19. J. A. Roy, I. L. Markov, "Seeing the Forest and the Trees: Steiner Wirelength Optimization and Placement," TCAD, vol. 26(4), pp. 632-644, 2007.
20. P. Spindler, U. Schlichtmann, F. M. Johannes, "Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model," TCAD, vol. 27(8), pp. 1398-1411, 2008.
21. Y. Xu, Y. Zhang, C. Chu, "FastRoute 4.0: Global Router with Efficient Via Minimization," ASPDAC, pp. 576-581, 2009.