A 2 Tb/s 6 × 4 mesh network for a single-chip cloud computer with DVFS in 45 nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 4, 2011, Pages 757-766

  Salihundam, Praveen ^a   Jain, Shailendra ^a   Jacob, Tiju ^a   Kumar, Shasi ^a   Erraguntla, Vasantha ^a   Hoskote, Yatin ^b   Vangal, Sriram ^b   Ruhl, Gregory ^b   Borkar, Nitin ^b  

^a INTEL TECHNOLOGY INDIA PVT LTD   (India)

^b INTEL CORPORATION   (United States)

Author keywords

2D mesh; arbitration; CMOS digital integrated circuits; crossbar router and network on chip (NoC); dynamic voltage and frequency scaling (DVFS); energy efficiency; interconnection

Indexed keywords

2D MESH; ARBITRATION; CMOS DIGITAL INTEGRATED CIRCUITS; CROSSBAR ROUTER AND NETWORK-ON-CHIP (NOC); DYNAMIC VOLTAGE AND FREQUENCY SCALING (DVFS); INTERCONNECTION;

CLOUD COMPUTING; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; DIGITAL INTEGRATED CIRCUITS; ENERGY EFFICIENCY; INTEGRATED CIRCUITS; SERVERS; TELECOMMUNICATION SYSTEMS; VLSI CIRCUITS;

ROUTERS;

EID: 79953216063     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2108121     Document Type: Article

References (20)

1. G. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, no. 8, Apr. 1965.
2. W. Knight, "Two heads are better than one," IEE Rev., pp. 33-35, Sep. 2005.
3. L. Benini and G. D. Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, vol. 35, pp. 70-78, Jan. 2002. (Pubitemid 34069383)
4. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffmann, P. Johnson, J. W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "The raw microprocessor: A computational fabric for software circuits and general purpose programs," IEEE Micro, vol. 22, no. 2, pp. 25-35, 2002. (Pubitemid 34434061)
5. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore, "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture," in Proc. 30th Annual Int. Symp. Computer Architecture, 2003, pp. 422-433.
6. S. Bell et al., "TILE64 Processor: A 64-Core SoC with mesh interconnect," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2008, pp. 567-568.
7. Y. Hoskote et al., "A 5-GHz mesh interconnect for a teraflops processor," IEEE Micro, vol. 27, no. 5, pp. 51-61, 2007. (Pubitemid 350218387)
8. J. Howard et al., "A 48-Core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling," IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 173-183, Jan. 2011.
9. S. Vangal et al., "An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, pp. 29-41, 2008.
10. K. Mistry et al., "A 45 nm logic technology with high k+metal gate transistors, strained silicon, 9Cu interconnect layers, 193 nm dry patterning, and 100% pb-free packaging," in IEDM Dig. Tech. Papers, Dec. 2007, pp. 247-250.
11. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. 38th Design Automation Conf., 2001, pp. 681-689.
12. Y. Tamir and H.-C. Chi, "Symmetric crossbar arbiters for VLSI communication switches," IEEE Trans. Parallel Distrib. Syst., vol. 4, no. 1, pp. 13-27, Jan. 1993.
13. P. Salihundam et al., "A 2 Tb/s 6x4 mesh network with DVFS and 2.3 Tb/s/W router in 45 nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 121-124.
14. W. J. Dally, "Virtual-channel flow control," IEEE Trans. Parallel Distrib. Syst., vol. 3, no. 2, pp. 194-205, Mar. 1992.
15. G. Schrom, F. Faillet, and J. Hahn, "A 60 MHz 50Wfine-grain package integrated VR powering a CPU from 3.3 V," presented at the Applied Power Electronics Conf., Palm Springs, CA, 2010.
16. M. W. Heath, W. P. Burleson, and I. G. Harris, "Synchro-tokens: A deterministic GALS methodology for chip-level debug and test," IEE Trans. Computers, vol. 54, pp. 1532-1546, 2005. (Pubitemid 43065942)
17. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks, 2004 ed. New York: Morgan Kaufmann.
18. J. G. Delgado-Frias and G. B. Ratanpal, "A VLSI crossbar switch with wrapped wave front arbitration," IEEE Trans. Circuits and Systems, vol. 50, no. 1, pp. 135-141, Jan. 2007.
19. R. Mullins, A. West, and S. Moore, "The design and implementation of a low- latency on-chip network," in Proc. ASP-DAC, 2006, pp. 164-169. (Pubitemid 44375921)
20. D. Park et al., "Design of a dynamic priority-based fast path architecture for on-chip interconnects," in IEEE Symp. High-Performance Interconnects, 2007, pp. 15-20.