Spatial memory streaming

Journal of Instruction-Level Parallelism

Volumn 13, Issue , 2011, Pages 1-26

  Somogyi, Stephen ^a   Wenisch, Thomas ^b   Ferdman, Michael ^c   Falsafi, Babak ^d  

^a ADVANCED MICRO DEVICES   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c CARNEGIE MELLON UNIVERSITY   (United States)

^d EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 79952940839     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (37)

1. S. V. Adve and K. Gharachorloo. Shared memory consistency models: A tutorial. IEEE Computer, 29(12):66-76, December 1996.
2. J.-L. Baer and T.-F. Chen. An effective on-chip preloading scheme to reduce data access penalty. In Proceedings of Supercomputing'91, November 1991.
3. L. A. Barroso, K. Gharachorloo, and E. Bugnion. Memory system characterization of commercial workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998.
4. I. Burcea, S. Somogyi, A. Moshovos, and B. Falsafi. Predictor virtualization. In Proceedings of the Thirteenth International Conference on Architectural Support for Programming Languages and Operations Systems, March 2008.
5. J. F. Cantin, M. H. Lipasti, and J. E. Smith. Stealth prefetching. In Proceedings of the Twelfth Conference on Architectural Support for Programming Languages and Operating Systems, October 2006.
6. L. Ceze, J. Tuck, P. Montesinos, and J. Torrellas. Bulk enforcement of sequential consistency. In Proceedings of the 34th Annual International Symposium on Computer Architecture, June 2007.
7. C. F. Chen, S.-H. Yang, B. Falsafi, and A. Moshovos. Accurate and complexity-effective spatial pattern prediction. In Proceedings of the Tenth International Symposium on High-Performance Computer Architecture, February 2004.
8. Y. Chou, B. Fahs, and S. Abraham. Microarchitecture optimizations for exploiting memorylevel parallelism. In Proceedings of the 31st Annual International Symposium on Computer Architecture, June 2004.
9. C. Dubnicki and T. J. LeBlanc. Adjustable block size coherence caches. In Proceedings of the 19th Annual International Symposium on Computer Architecture, June 1992.
10. K. Gharachorloo, A. Gupta, and J. Hennessy. Two techniques to enhance the performance of memory consistency models. In Proceedings of the 1991 International Conference on Parallel Processing (Vol. I Architecture), August 1991.
11. C. Gniady, B. Falsafi, and T. N. Vijaykumar. Is SC + ILP = RC? In Proceedings of the 26th Annual International Symposium on Computer Architecture, May 1999.
12. A. Gonzalez, C. Aliagas, and M. Valero. A data cache with multiple caching strategies tuned to different types of locality. In Proceedings of the SC95 Conference on Supercomputing, July 1995.
13. D. Gracia Perez, G. Mouchard, and O. Temam. MicroLib: A case for the quantitative comparison of micro-architecture mechanisms. In Proceedings of the 37th Annual International Symposium on Microarchitecture, December 2004.
14. N. Hardavellas, I. Pandis, R. Johnson, N. G. Mancheril, A. Ailamaki, and B. Falsafi. Database servers on chip multiprocessors: Limitations and opportunities. In Proceedings of the 3rd Biennial Conference on Innovative Data Systems Research, January 2007.
15. N. Hardavellas, S. Somogyi, T. F. Wenisch, R. E. Wunderlich, S. Chen, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowatzyk. Simflex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Performance Evaluation Review, 31(4):31-35, April 2004.
16. R. Hedge. Optimizing application performance on Intel Core microarchitecture using hardware-implemented prefetchers. http://www.intel.com/cd/ids/developer/asmo-na/eng/298229.htm.
17. J. L. Hennessy and D. A. Patterson. Computer Architecture, Fourth Edition: A Quantitative Approach. Morgan Kaufmann, September 2006.
18. J. Huh, J. Chang, D. Burger, and G. S. Sohi. Coherence decoupling: making use of incoherence. In Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2004.
19. I. Hur and C. Lin. Memory prefetching using adaptive stream detection. In Proceedings of the 39th Annual International Symposium on Microarchitecture, December 2006.
20. T. Johnson, M. Merten, and W.-M. Hwu. Run-time spatial locality detection and optimization. In Proceedings of the 31st Annual International Symposium on Microarchitecture, December 1998.
21. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fullyassociative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture, May 1990.
22. D. M. Koppelman. Neighborhood prefetching on multiprocessors using instruction history. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, October 2000.
23. S. Kumar and C. Wilkerson. Exploiting spatial locality in data caches using spatial footprints. In Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998.
24. W.-F. Lin, S. K. Reinhardt, D. Burger, and T. R. Puzak. Filtering superfluous prefetchs using density vectors. In Proceedings of the nternational Conference on Computer Design, September 2001.
25. A. M. G. Maynard, C. M. Donnelly, and B. R. Olszewski. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1994.
26. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. In Proceedings of the Tenth IEEE Symposium on High-Performance Computer Architecture, February 2004.
27. A. Seznec. Decoupled sectored caches. In IEEE Transactions on Computers, 46(2):210-215, February1997.
28. M. Shao, A. Ailamaki, and B. Falsafi. DBmbench: Fast and accurate database workload representation on modern microarchitecture. In Proceedings of the 15th IBM Center for Advanced Studies Conference, October 2005.
29. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. POWER5 system microarchitecture. IBM Journal of Research and Development, 49(4/5):505-521, 2005.
30. A. V. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, and X. Ji. Adapting cache line size to application behavior. In Proceedings of the Conference on Supercomputing, July 1999.
31. P. V. Vleet, E. Anderson, L. Brown, J.-L. Bear, and A. Karlin. Pursuing the performance potential of dynamic cache line sizes. In Proceedings of the International Conference on Computer Design, October 1999.
32. Z. Wang, D. Burger, K. S. McKinley, S. K. Reinhardt, and C. C. Weems. Guided region prefetching: a cooperative hardware/software approach. In Proceedings of the 30th Annual International Symposium on Computer Architecture, June 2003.
33. T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos. Mechanisms for store-wait-free multiprocessors. In Proceedings of the 34th Annual International Symposium on Computer Architecture, June 2007.
34. T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi. Temporal streaming of shared memory. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, June 2005.
35. T. F. Wenisch, R. E. Wunderlich, B. Falsafi, and J. C. Hoe. Simulation sampling with livepoints. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, June 2006.
36. R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe. SMARTS: Accelerating microarchitecture simulation through rigorous statistical sampling. In Proceedings of the 30th Annual International Symposium on Computer Architecture, June 2003.
37. T.-Y. Yeh and Y. N. Patt. Two-level adaptive branch prediction. In Proceedings of the 24th Annual International Symposium on Microarchitecture, December 1991.