Filtering superfluous prefetches using density vectors

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2001, Pages 124-132

  Lin, Wei Fen ^a   Reinhardt, Steven K ^c   Burger, Doug ^a   Puzak, Thomas R ^d  

^a University of Texas at Austin ^*

^b University of Texas at Austin   (United States)

^c University of Michigan   (United States)

^d IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; DIGITAL FILTERS; SIGNAL FILTERING AND PREDICTION; VECTORS;

SUPERFLUOUS MEMORY;

DATA STORAGE EQUIPMENT;

EID: 0035188352     PISSN: 10636404     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCD.2001.955014     Document Type: Article

References (7)

1. Staging length table - A means of minimizing cache memory misses using variable length cache lines
2. Run-time adaptive cache hierarchy management via reference analysis
3. Exploiting spatial locality in data caches using spatial footprints
4. Reducing DRAM latencies with an integrated memory hierarchy design
5. Using virtual lines to enhance locality exploitation
6. Pursuing the performance potential of dynamic cache line sizes