ReMAP: A reconfigurable heterogeneous multicore architecture

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2010, Pages 497-508

  Watkins, Matthew A ^a   Albonesi, David H ^a  

^a Cornell University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BARRIER SYNCHRONIZATION; CONFIGURABLE; GLOBAL FUNCTIONS; HETEROGENEOUS MULTICORE; PARALLELIZATIONS; PARALLELIZING; POINT-TO-POINT COMMUNICATION; RE-CONFIGURABLE; RECONFIGURABLE ARCHITECTURE; RECONFIGURABLE FABRICS; WIRED COMMUNICATION;

ARCHITECTURE; ENERGY EFFICIENCY; SOFTWARE ARCHITECTURE;

COMMUNICATION;

EID: 79951712762     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2010.15     Document Type: Conference Paper

References (34)

1. Advanced Micro Devices, "AMD Athlon X2 Dual-Core Details," http://www.amdcompare.com/us-en/desktop/details.aspx?opn=ADH2350IAA5DD, 2007.
2. C. J. Beckmann and C. D. Polychronopoulos, "Fast Barrier Synchronization Hardware," in Supercomputing '90: Proceedings of the 1990 ACM/IEEE Conference on Supercomputing, 1990, pp. 180-189.
3. M. Budiu and S. C. Goldstein, "Fast Compilation for Pipelined Reconfigurable Fabrics," in Proc. 1999 ACM/SIGDA 7th Int'l Symposium on Field Programmable Gate Arrays, Feb. 1999, pp. 195-205.
4. C. Caşcaval, J. Castãnos, L. Ceze et al., "Evaluation of a Multithreaded Architecture for Cellular Computing," in Proc. 8th IEEE Symposium on High Performance Computer Architecture, 2002, pp. 311-321.
5. T. Callahan, J. Hauser, and J. Wawrzynek, "The Garp Architecture and C Compiler," Computer, vol. 33, pp. 62-69, Apr. 2000.
6. J. Carrillo and P. Chow, "The Effect of Reconfigurable Units in Superscalar Processors," in Proc. 2001 ACM/SIGDA 9th Int'l Symposium on Field Programmable Gate Arrays, 2001, pp. 141-150. (Pubitemid 32456845)
7. E. Caspi, M. Chu, R. Huang et al., "Stream Computations Organized for Reconfigurable Execution (SCORE)," in Proceedings of the 10th Int'l Workshop on Field-Programmable Logic and Applications, Aug. 2000, pp. 605-614.
8. Z. Chen, R. N. Pittman, and A. Forin, "Combining Multicore and Reconfigurable Instruction Set Extensions," in Proc. 18th ACM/SIGDA Int'l Symposium on Field Programmable Gate Arrays, 2010, pp. 33-36.
9. M. Dales, "Managing a Reconfigurable Processor in a General Purpose Workstation Environment," in Proc. of the Design, Automation, and Test in Europe Converence and Exhibition, 2003, pp. 980-985.
10. G. Fursin, J. Cavazos, M. O'Boyle, and L. Temam, "Mi-DataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization," in Proceedings of the 2nd Int'l Conference on High Performance Embedded Architectures and Compilers, 2007, pp. 245-260.
11. P. Garcia and K. Compton, "A Reconfigurable Hardware Interface for a Modern Computing System," in Proc. 2007 IEEE Symposium on Field-Programmable Custom Computing Machines, April 2007, pp. 73-84.
12. P. Garcia and K. Compton, "Kernel Sharing on Reconfigurable Multiprocessor Systems," in Int'l Conference on Field Programmable Technology, 2008, pp. 225-232.
13. S. Goldstein, H. Schmit, M. Moe et al., "PipeRench: A Coprocessor for Streaming Multimedia Acceleration," in Proc. 26th IEEE/ACM Int'l Symposium on Computer Architecture, May 1999, pp. 28-39.
14. S. Goldstein, H. Schmit, M. Budiu et al., "PipeRench: A Reconfigurable Architecture and Compiler," Computer, vol. 33, pp. 70-77, 2000. (Pubitemid 30585676)
15. M. I. Gordon, W. Thies, M. Karczmarek et al., "A Stream Compiler for Communication-Exposed Architectures," in Proc. 10th ACM Symposium on Architectural Support for Programming Languages and Operating Systems, Oct. 2002, pp. 291-303. (Pubitemid 44892241)
16. Intel Core 2 Extreme Processor X6800 and Intel Core 2 Duo Desktop Processor E6000 and E4000 Sequences, 2007, intel Datasheet: 313278-004.
17. S. W. Keckler, W. J. Dally, D. Maskit et al., "Exploiting Fine-Grain Thread Level Parallelism on the MIT Multi-ALU Processor," in Proc. 25th IEEE/ACM Int'l Symposium on Computer Architecture, Jun. 1998, pp. 306-317.
18. C. Lee, M. Potkonjak, and W. Mangione-Smith, "Media-Bench: A Tool for Evaluation and Synthesizing Multimedia and Communications Systems," in Proc. IEEE/ACM 30th Int'l Symposium on Microarchitecture, 1997, pp. 330-335.
19. "Livermore Loops Coded in C," http://www.netlib.org/benchmark/ livermorec, 2009.
20. G. Ottoni, R. Rangan, A. Stoler, and D. August, "Automatic Thread Extraction with Decoupled Software Pipelining," in Proc. IEEE/ACM 38th Annual Int'l Symposium on Microarchitecture, Nov. 2005, pp. 105-118.
21. E. Perelman, G. Hamerly, and B. Calder, "Picking Statistically Valid and Early Simulation Points," in Proc. 12th IEEE/ACM Int'l Conference on Parallel Architectures and Compilation Techniques, Sept 2003, pp. 244-255.
22. E. Raman, G. Ottoni, A. Raman et al., "Parallel-Stage Decoupled Software Pipelining," in Proceedings of the 6th Annual IEEE/ACM International Symposium on Code Generation and Optimization, Apr. 2008, pp. 114-123. (Pubitemid 351667258)
23. R. Rangan, N. Vachharajani, A. Stoler et al., "Support for High-Frequency Streaming in CMPs," in Proc. IEEE/ACM 39th Annual Int'l Symposium on Microarchitecture, Dec. 2006, pp. 259-272.
24. R. Rangan, N. Vachharajani, M. Vachharajani, and D. August, "Decoupled Software Pipelining with the Synchronization Array," in Proc. 13th IEEE/ACM Int'l Conference on Parallel Architectures and Compilation Techniques, Oct. 2004, pp. 177-188.
25. J. Sampson, R. Gonzalez, J.-F. Collard et al., "Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers," in Proc. IEEE/ACM 39th Annual Int'l Symposium on Microarchitecture, Dec. 2006, pp. 235-246. (Pubitemid 351337000)
26. "SESC Architectural Simulator," http://sourceforge.net/ projects/sesc, 2007.
27. S. Shang and K. Hwang, "Distributed Hardwired Barrier Synchronization for Scalable Multiprocessor Clusters," IEEE Trans. Parallel Distrib. Syst., vol. 6, no. 6, pp. 591-605, 1995.
28. Standard Performance Evaluation Corporation, "SPEC CPU Benchmark Suite," http://www.specbench.org/cpu2000/, 2000.
29. Standard Performance Evaluation Corporation, "SPEC CPU Benchmark Suite," http://www.specbench.org/cpu2006/, 2006.
30. W. Thies, M. Karczmarek, and S. P. Amarasinghe, "StreamIt: A Language for Streaming Applications," in Proceedings of the 11th International Conference on Compiler Construction, 2002, pp. 179-196.
31. N. Vachharajani, R. Rangan, E. Raman et al., "Speculative Decoupled Software Pipelining," in Proc. 16th IEEE/ACM Int'l Conference on Parallel Architectures and Compilation Techniques, Sep. 2007, pp. 49-59.
32. M. Watkins and D. Albonesi, "Dynamically Managed Multithreaded Reconfigurable Architectures for Chip Multiprocessors," in Proc. 19th IEEE/ACM Int'l Conference on Parallel Architectures and Compilation Techniques, Sep. 2010.
33. M. Watkins, M. Cianchetti, and D. Albonesi, "Shared Reconfigurable Architectures for CMPs," in Proc. of the 18th Int'l Conference on Field-Programmable Logic and Applications, Sep. 2008, pp. 299-304.
34. Z. A. Ye, N. Shenoy, and P. Banerjee, "A C Compiler for a Processor with a Reconfigurable Functional Unit," in Proc. 2000 ACM/SIGDA 8th Int'l Symposium on Field Programmable Gate Arrays, Feb. 2000, pp. 95-100.