Kernel sharing on reconfigurable multiprocessor systems

Proceedings of the 2008 International Conference on Field-Programmable Technology, ICFPT 2008

Volumn , Issue , 2008, Pages 225-232

  Garcia, Philip ^a   Compton, Katherine ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MULTI PROCESSOR SYSTEMS; MULTI-CORE SYSTEMS; MULTIPLE PROCESS; PROCESSOR PERFORMANCE; RE-CONFIGURABLE; RECONFIGURABLE COMPUTING SYSTEMS; RECONFIGURABLE HARDWARES; SINGLE-THREADED; SYSTEM THROUGHPUTS;

FAULT TOLERANCE; MICROPROCESSOR CHIPS; QUALITY ASSURANCE;

MULTIPROCESSING SYSTEMS;

EID: 63049087001     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2008.4762387     Document Type: Conference Paper

References (23)

1. M. A. Blumrich, K. Li, R. Alpert, C. Dubnicki, E. W. Feiten, and J. Sandberg. Virtual memory mapped network interface for the shrimp multicomputer. In International symposium on Computer architecture, pages 473-484, 1998.
2. G. Brebner. The swappable logic unit: a paradigm for virtual hardware. In IEEE Symposium on FPGA-Based Custom Computing Machines, page 77, 1997.
3. H. Chan, P. Schaumont, and I. Verbauwhede. Process isolation for reconfigurable hardware. In Engineering of Reconfigurable Systems and Algorithms, pages 164-170, 2006.
4. K. Compton and S. Hauck. Reconfigurable computing: a survey of systems and software. ACM Computing Survey, 34(2):171-210, 2002.
5. R. Enzler, C. Plessl, and M. Platzner. System-level performance evaluation of reconfigurable processors. Elsevier Journal on Microprocessors and Microsystems, 29(2/3):63-73, 2005.
6. W. Fu and K. Compton. An execution environment for reconfigurable computing. In IEEE Symposium on Field-Programmable Custom Computing Machines, 2005.
7. P. Garcia and K. Compton. A reconfigurable hardware interface for a modern computing system. In IEEE Symposium on Field-Programmable Custom Computing Machines, 2007.
8. P. Garcia, K. Compton, M. Schulte, E. Blem, and W. Fu. An overview of reconfigurable hardware in embedded systems. Eurasip Special Issue on Reconfigurable Embedded Computing, 2006.
9. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. Piperench: a co/processor for streaming multimedia acceleration. In International Symposium on Computer architecture, pages 28-39, 1999.
10. J. L. Hennessy and D. A. Patterson. Computer Architecture, Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2006.
11. M. Herz, R. Hartenstein, M. Miranda, E. Brockmeyer, and F. Catthoor. Memory addressing organization for stream-based reconfigurable computing. Electronics, Circuits and Systems, 2:813-817, 2002.
12. J. H. Kelm and S. S. Lumetta. HybridOS: runtime support for reconfigurable accelerators. In ACM/SIGDA symposium on Field programmable gate arrays, pages 212-221, 2008.
13. G. Lu, H. Singh, M.-H. Lee, N. Bagherzadeh, F. J. Kurdahi, and E. M. C. Filho. The morphosys parallel reconfigurable system. In International Euro-Par Conference on Parallel Processing, pages 727-734. Springer-Verlag, 1999.
14. P. S. Magnusson, M. Christensson, J. Eskilson, D. Fors-gren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, 2002.
15. M. Majer, J. Teich, A. Ahmadinia, and C. Bobda. The erlangen slot machine: A dynamically reconfigurable fpga-based computer. J. VLSI Signal Process. Syst., 47(1):15-31, 2007.
16. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor Simulator (GEMS) toolset. SIGARCH Computer Architecture News, 33(4):92-99, 2005.
17. G. D. Micheli and R. K. Gupta. Hardware/software co-design. Proceedings of the IEEE, 85(3):349-365, 1997.
18. W. Snyder, P. Wasson, and D. Galbi. Verilator. In http://www.veripool. com/verilator.html, 2007.
19. S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Berteis, G. Kuz-manov, and E. M. Panainte. The molen polymorphic processor. IEEE Transactions on Computers, 53(11):1363-1375, 2004.
20. M. Vuletic, L. Pozzi, and P. Ienne. Seamless hardware-software integration in reconfigurable computing systems. IEEE Design and Test of Computers, 22(2):102-113, 2005.
21. G. B. Wigley and D. A. Kearney. Research issues in operating systems for reconfigurable computing. In Engineering of Reconfigurable Systems and Algorithms, June 2002.
22. X. Xie, I. Williams, and N. Bergmann. Asymmetric multiprocessor architecture for reconfigurable system-on-chip and operating system abstractions. Field-Programmable Technology, 2007.
23. Xilinix Inc. Virtex-4 family overview, 2006.