A reconfigurable hardware interface for a modern computing system

Proceedings 2007 IEEE Symposium on Field-Programme Custom Computing Machines, FCCM 2007

Volumn , Issue , 2007, Pages 73-81

  Garcia, Philip ^a   Compton, Katherine ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; GENERAL PURPOSE COMPUTERS; RECONFIGURABLE ARCHITECTURES;

COMPUTING SYSTEM; GENERAL PURPOSE PROCESSORS; GENERAL-PURPOSE SYSTEMS; MEMORY INTERFACE; MEMORY SYSTEMS; RECONFIGURABLE COMPUTING; SIMULATOR MODELS; VIRTUAL MEMORY;

RECONFIGURABLE HARDWARE;

EID: 47349105997     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2007.49     Document Type: Conference Paper

References (28)

1. Altera Corporation. Altera excalibur devices, 2003.
2. David Andrews, Ron Sass, Erik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, and Ed Komp. The case for high level programming models for reconfigurable computers. In Conference on Engineering of Reconfigurable Systems and Algorithms, pages 21-32, 2006.
3. Jeffrey M. Arnold. S5: The architecture and development flow of a software configurable processor. In IEEE International Conference on Field Programmable Technology, pages 121-128, Dec 2005.
4. Daniel Pierre Bovet and Marco Cassetti. Understanding the Linux Kernel. O'Reilly & Associates, Inc., Sebastopol, CA, USA, 2000.
5. Eylon Caspi, Michael Chu, Randy Huang, Joseph Yeh, John Wawrzynek, and André DeHon. Stream computations organized for reconfigurable execution (score). In Workshop on Field-Programmable Logic and Applications, pages 605-614, London, UK, 2000. Springer-Verlag.
6. Wenyin Fu and Katherine Compton. An execution environment for reconfigurable computing. In IEEE Symposium on Field-Programmable Custom Computing Machines, pages 149-158, Washington, DC, USA, 2005. IEEE Computer Society.
7. Wenyin Fu and Katherine Compton. A simulation platform for reconfigurable computing research. In Field Programmable Logic and Applications, 2006.
8. Philip Garcia, Katherine Compton, Michael Schulte, Emily Blem, and Wenyin Fu. An overview of reconfigurable hardware in embedded systems. Eurasip Special Issue on Reconfigurable Embedded Computing, 2006.
9. Seth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, and Ronald Laufer. Piperench: a co/processor for streaming multimedia acceleration. In ACM International symposium on Computer architecture, pages 28-39, Washington, DC, USA, 1999. IEEE Computer Society.
10. J. R. Hauser and J. Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. In IEEE Symposium on FPGA-Based Custom Computing Machines, page 12, Washington, DC, USA, 1997. IEEE Computer Society.
11. Georgi Kuzmanov, Georgi Gaydadjiev, and Stamatis Vassiliadis. The molen processor prototype. In IEEE Symposium on Field-Programmable Custom Computing Machines, pages 296-299, Washington, DC, USA, 2004. IEEE Computer Society.
12. Guangming Lu, Hartej Singh, Ming-Hau Lee, Nader Bagherzadeh, Fadi J. Kurdahi, and Eliseu M. Chaves Filho. The morphosys parallel reconfigurable system. In International Euro-Par Conference on Parallel Processing, pages 727-734, London, UK, 1999. Springer-Verlag.
13. Peter S. Magnusson, Magnus Christensson, Jesper Eskilson, Daniel Forsgren, Gustav Hallberg, Johan Hogberg, Fredrik Larsson, Andreas Moestedt, and Bengt Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, 2002.
14. Suman Mamidi, Emily R. Blem, Michael J. Schulte, John Glossner, Daniel Iancu, Andrei Iancu, Mayan Moudgill, and Sanjay Jinturkar. Instruction set extensions for software defined radio on a multithreaded processor. In International conference on Compilers, architectures and synthesis for embedded systems, pages 266-273, New York, NY, USA, 2005. ACM Press.
15. Milo M. K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, and David A. Wood. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Computer Architecture News, 33(4):92-99, 2005.
16. V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Designing an operating system for a heterogeneous reconfigurable SoC. In International Symposium on Parallel and Distributed Processing, page 174.1, Washington, DC, USA, 2003. IEEE Computer Society.
17. Joshua Noseworthy and Miriam Leeser. Efficient use of communications between an FPGAs embedded processor and its reconfigurable logic. In Conference on Engineering of Reconfigurable Systems and Algorithms, pages 191-197, 2006.
18. JoAnn M. Paul. Scenario-oriented design for single chip heterogeneous multiprocessor. In IEEE International Parallel and Distributed Processing Symposium, page 227.2, Washington, DC, USA, 2005. IEEE Computer Society.
19. Alessandro Rubini, Jonathan Corbet, and Greg Kroah-Hartman. Linux Device Drivers. O'Rielly, third edition, 2005.
20. Wilson Snyder, Paul Wasson, and Duane Galbi. Verilator. In http://www.veripool.com/verilator.html, 2007.
21. Sun Microsystems. Ultrasparc user's manual. 1997.
22. Miljan Vuletić, Laura Pozzi, and Paolo Ienne. Programming transparency and portable hardware interfacing: Towards general-purpose reconfigurable computing. In IEEE Conference on Application-Specific Systems, Architectures and Processors, pages 339-351, Washington, DC, USA, 2004. IEEE Computer Society.
23. Miljan Vuletic, Laura Pozzi, and Paolo Ienne. Seamless hardware-software integration in reconfigurable computing systems. IEEE Des. Test, 22(2):102-113, 2005.
24. Grant B. Wigley and David A. Kearney. Research issues in operating systems for reconfigurable computing. In Conference on Engineering of Reconfigurable Systems and Algorithms, June 2002.
25. R.D. Wittig and P. Chow. OneChip: An FPGA processor with reconfigurable logic. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 126-135, Los Alamitos, CA, 1996. IEEE Computer Society Press.
26. Xilinx Inc. Virtex-II Pro and Virtex-II Pro X platform FPGAs: Complete data sheet. 2005.
27. Xilinx Inc. Virtex-4 family overview. 2006.
28. Zhi Alex Ye, Andreas Moshovos, Scott Hauck, and Prithviraj Banerjee. Chimaera: a high-performance architecture with a tightly-coupled reconfigurable functional unit. In ACM International symposium on Computer architecture, pages 225-235, New York, NY, USA, 2000. ACM Press.