Full-custom VLSI design of a unified multiplier for elliptic curve cryptography on RFID tags

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6151 LNCS, Issue , 2010, Pages 366-382

  Großschädl, Johann ^a,b  

^a UNIVERSITY OF LUXEMBOURG   (Luxembourg)

^b UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL APPROACH; ARRAY ARCHITECTURE; BINARY FIELDS; DATA PATHS; ELLIPTIC CURVE CRYPTOGRAPHY; ENERGY-DELAY; INTEGER MULTIPLICATIONS; PASSIVE RFID; POWER SAVINGS; RADIX 2; RADIX-2 VERSION; RADIX-4; RF-ID TAGS; VLSI DESIGN;

CRYPTOGRAPHY; DESIGN; FREQUENCY MULTIPLYING CIRCUITS; RADIO FREQUENCY IDENTIFICATION (RFID); RADIO NAVIGATION;

SECURITY OF DATA;

EID: 78650214425     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-16342-5_27     Document Type: Conference Paper

References (39)

1. n) Galois field multipliers. In: Conference Record of the 36th Asilomar Conference on Signals, Systems, and Computers, vol. 2, pp. 1619-1623. IEEE, Los Alamitos (November 2002)
2. Avoine, G.: Scalability issues in privacy-compliant RFID protocols. In: Kitsos, P., Zhang, Y. (eds.) RFID Security: Techniques, Protocols and System-On-Chip Design, ch. 9, pp. 191-228. Springer, Heidelberg (2008)
3. Bisdounis, L., Gouvetas, D., Koufopavlou, O.: Circuit techniques for reducing power consumption in adders and multipliers. In: Soudris, D., Piguet, C., Goutis, C. (eds.) Designing CMOS Circuits for Low Power, ch. 5, pp. 71-96. Kluwer Academic Publishers, Dordrecht (2002)
4. Bock, H., Braun, M., Dichtl, M., Heyszl, J., Hess, E., Kargl, W., Koroschetz, H., Meyer, B., Seuschek, H.: A milestone towards RFID products offering asymmetric authentication based on elliptic curve cryptography. In: Proceedings of the 4th Workshop on RFID Security (RFIDSec 2008), Budapest, Hungary (June 2008)
5. Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J., Seurin, Y., Vikkelsoe, C.H.: PRESENT: An ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450-466. Springer, Heidelberg (2007)
6. Callaway, T.K., Swartzlander, E.E.: Power-delay characteristics of CMOS multipliers. In: Proceedings of the 13th IEEE Symposium on Computer Arithmetic (ARITH 1997), pp. 26-32. IEEE Computer Society Press, Los Alamitos (July 1997)
7. Chang, A., Dally, W.J.: Explaining the gap between ASIC and custom power: A custom perspective. In: Proceedings of the 42nd Design Automation Conference (DAC 2005), pp. 281-284. ACM Press, New York (June 2005)
8. Dally, W.J., Chang, A.: The role of custom design in ASIC chips. In: Proceedings of the 37th Design Automation Conference (DAC 2000), pp. 643-647. ACM Press, New York (June 2000)
9. m) on digital signal processors. In: Proceedings of the 22nd IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 1997), Munich, Germany, vol. 1, pp. 631-634 (April 1997)
10. Fan, J., Batina, L., Verbauwhede, I.: Implementation of hyperelliptic curve cryptography using a unified multiplier and inverter. Tech. rep., ESAT/COSIC, Katholieke Universiteit Leuven, Leuven-Heverlee, Belgium (July 2009), http://www.cosic.esat.kuleuven.be/publications/article-1293.pdf
11. Fan, J., Batina, L., Verbauwhede, I.: Light-weight implementation options for curve-based cryptography: HECC is also ready for RFID. In: Proceedings of the 4th International Conference for Internet Technology and Secured Transactions (ICITST 2009), pp. 845-850. IEEE, Los Alamitos (2009)
12. Fürbass, F., Wolkerstorfer, J.: ECC processor with low die size for RFID applications. In: Proceedings of the 40th IEEE International Symposium on Circuits and Systems (ISCAS 2007), pp. 1835-1838. IEEE, Los Alamitos (2007)
13. Garcia, J.E., Schulte, M.J.: A combined 16-bit binary and dual Galois field multiplier. In: Proceedings of the 16th IEEE Workshop on Signal Processing Systems (SIPS 2002), pp. 63-68. IEEE, New York (October 2002)
14. m). In: Proceedings of the 34th IEEE International Symposium on Circuits and Systems (ISCAS 2001), vol. IV, pp. 37-40. IEEE, Los Alamitos (May 2001)
15. Großschädl, J.: A unified radix-4 partial product generator for integers and binary polynomials. In: Proceedings of the 35th IEEE International Symposium on Circuits and Systems (ISCAS 2002), vol. III, pp. 567-570. IEEE, Los Alamitos (May 2002)
16. m). In: Deprettere, E., Bhattacharyya, S., Cavallaro, J., Darte, A., Thiele, L. (eds.) Proceedings of the 14th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP 2003), pp. 455-468. IEEE Computer Society Press, Los Alamitos (June 2003)
17. m). In: Chae, K.-J., Yung, M. (eds.) WISA 2003. LNCS, vol. 2908, pp. 227-243. Springer, Heidelberg (2004)
18. Hankerson, D.R., Menezes, A.J., Vanstone, S.A.: Guide to Elliptic Curve Cryptography. Springer, Heidelberg (2004)
19. Hein, D., Wolkerstorfer, J., Felber, N.: ECC is ready for RFID - A proof in silicon. In: Avanzi, R.M., Keliher, L., Sica, F. (eds.) SAC 2008. LNCS, vol. 5381, pp. 401-413. Springer, Heidelberg (2009)
20. Juels, A.: RFID security and privacy: A research survey. IEEE Journal on Selected Areas in Communications 24(2), 381-394 (2006)
21. Kaya, S.V., Savaş, E., Levi, A., Erçetin, Ö.: Privacy-aware multi-context RFID infrastructure using public key cryptography. In: Akyildiz, I.F., Sivakumar, R., Ekici, E., de Oliveira, J.C., McNair, J. (eds.) NETWORKING 2007. LNCS, vol. 4479, pp. 263-274. Springer, Heidelberg (2007)
22. m) suitable for implementation using a polynomial multiply instruction on GF(2). In: Proceedings of 18th IEEE Symposium on Computer Arithmetic (ARITH 2007), pp. 105-112. IEEE Computer Society Press, Los Alamitos (June 2007)
23. Lee, H., Sobelman, G.E.: New low-voltage circuits for XOR and XNOR. In: Proceedings of IEEE SouthEastCon 1997, pp. 225-229. IEEE, Los Alamitos (April 1997)
24. Lee, Y.K., Batina, L., Sakiyama, K., Verbauwhede, I.: Elliptic curve based security processor for RFID. IEEE Transactions on Computers 57(11), 1514-1527 (2008)
25. MacSorley, O.L.: High-speed arithmetic in binary computers. Proceedings of the IRE 49(1), 67-91 (1961)
26. Meier, P.C., Rutenbar, R.A., Carley, L.R.: Exploring multiplier architecture and layout for low power. In: Proceedings of the 18th IEEE Custom Integrated Circuits Conference (CICC 1996), pp. 513-516. IEEE, Los Alamitos (May 1996)
27. m). Journal of VLSI Signal Processing 15(3), 233-245 (1997)
28. Oklobdžija, V.G.: Design and analysis of fast carry-propagate adder under nonequal input signal arrival profile. In: Conference Record of the 28th Asilomar Conference on Signals, Systems, and Computers, vol. 2, pp. 1398-1401. IEEE, Los Alamitos (October 1994)
29. Oren, Y., Feldhofer, M.: A low-resource public-key identification scheme for RFID tags and sensor nodes. In: Basin, D.A., Capkun, S., Lee, W. (eds.) Proceedings of the 2nd ACM Conference on Wireless Network Security (WISEC 2009), pp. 59-68. ACM Press, New York (2009)
30. Poschmann, A., Robshaw, M.J., Vater, F., Paar, C.: Lightweight cryptography and RFID: Tackling the hidden overheads. In: Lee, D., Hong, S. (eds.) ICISC 2009. LNCS, vol. 5984, pp. 129-145. Springer, Heidelberg (2010)
31. Rolfes, C., Poschmann, A., Leander, G., Paar, C.: Ultra-lightweight implementations for smart devices - Security for 1000 gate equivalents. In: Grimaud, G., Standaert, F.-X. (eds.) CARDIS 2008. LNCS, vol. 5189, pp. 89-103. Springer, Heidelberg (2008)
32. Sakiyama, K.: Secure Design Methodology and Implementation for Embedded Public-Key Cryptosystems. Ph.D. Thesis, Katholieke Universiteit Leuven, Leuven-Heverlee, Belgium (December 2007)
33. Satoh, A., Takano, K.: A scalable dual-field elliptic curve cryptographic processor. IEEE Transactions on Computers 52(4), 449-460 (2003)
34. m). In: Paar, C., Koç, Ç.K. (eds.) CHES 2000. LNCS, vol. 1965, pp. 277-292. Springer, Heidelberg (2000)
35. Vaudenay, S.: On privacy models for RFID. In: Kurosawa, K. (ed.) ASIACRYPT 2007. LNCS, vol. 4833, pp. 68-87. Springer, Heidelberg (2007)
36. Weis, S.A., Sarma, S.E., Rivest, R.L., Engels, D.W.: Security and privacy aspects of low-cost radio frequency identification systems. In: Hutter, D., Müller, G., Stephan, W., Ullmann, M. (eds.) SPC 2003. LNCS, vol. 2802, pp. 201-212. Springer, Heidelberg (2004)
37. Weste, N.H., Eshraghian, K.: Principles of CMOS VLSI Design: A Systems Perspective, 2nd edn. Addison-Wesley, Reading (1993)
38. Wolkerstorfer, J.: Is elliptic-curve cryptography suitable to secure RFID tags? In: Proceedings of the ECRYPT Workshop RFID and Lightweight Crypto, Graz, Austria, pp. 78-91 (July 2005)
39. Zimmermann, R., Fichtner, W.: Low-power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-State Circuits 32(7), 1079-1090 (1997)