|
Volumn , Issue , 1997, Pages 26-32
|
Power-delay characteristics of CMOS multipliers
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
ELECTRIC LOSSES;
MATHEMATICAL MODELS;
POWER DELAY CHARACTERISTICS;
MULTIPLYING CIRCUITS;
|
EID: 0030702739
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (40)
|
References (18)
|