Explaining the gap between ASIC and custom power: A custom perspective

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 281-284

  Chang, Andrew ^a   Dally, William J ^b  

^a CADENCE DESIGN SYSTEMS   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

ABIC; Custom Circuits; EDA; Energy Efficiency; Low Power; Normalized Metrics; Technology Scaling

Indexed keywords

ENERGY DISSIPATION; ENERGY EFFICIENCY; PRODUCT DESIGN; VLSI CIRCUITS;

ABIC; CUSTOM CIRCUITS; EDA; LOW POWER; NORMALIZED METRICS; TECHNOLOGY SCALING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 27944486552     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193817     Document Type: Conference Paper

References (14)

1. Agarwala, S., et al. A 600MHz VLIW DSP. IEEE Journal of Solid-State Circuits, 37, 11 (November, 2002), 1532-1544.
2. Baas, B. A Low-Power, High-Performance 1024-point FFT Processor. IEEE Journal of Solid-State Circuits, 34, 3 (March. 1999), 380-387.
3. Chandrakasan, A., Bowhill, W., and Fox. F., Design of High-Performance Circuits. IEEE Press 2001.
4. Chen, K., et al. Predicting CMOS Speed with Gate Oxide and Voltage Scaling and Interconnect Loading Effects. IEEE Transactions on Electron Devices, 44, 11 (November 1997), 1951-1957.
5. Chinnery, D. G. and Keutzer, K., Closing the Gap Between ASIC and Custom. Kluwer Academic Press, Norwell, MA 2002.
6. Dally, W. J. and Chang, A. The Role of Custom Design in ASIC Chips. In Proceedings of the 37th Design Automation Conference, Los Angeles, CA, June 5-9 2000. 643-647.
7. Intel. StrongARM SA-1100 Microprocessor for Portable Applications Brief Datasheet. Intel, Chandler, AZ 1999.
8. ITRS. International Technology Roadmap for Semiconductors 2001 Edition - System Drivers. ITRS. 2001.
9. Magen, N. et al. Interconnect-Power Dissipation in a Microprocessor. In Proceedings of the 2004 International Workshop on System-Level Interconnect Prediction (Paris, France). 7-13.
10. Lim, S.Y. and Crosland, A. Implementing FFT in an FPGA Co-Processor. In The International Embedded Solutions Event (GSPx). Santa Clara, CA, September 27-30, 2004.
11. Rahal-Arabi, T. et al. Designing a 3GHz, 130nm, Intel Pentium 4. In Digest of Technical Papers, Symposium on VLSI Circuits (June 13-15, 2002), 130-133.
12. st Annual International Symposium on Microarchitecture (MICRO 31) (Dallas, TX). 3-13.
13. Taur, Y., and Ning, T. Fundamentals of Modern VLSI Devices Cambridge University Press, Cambridge, CB2 1RP, United Kingdom 1998.
14. Wang, A., and Chandrakasan, A. A 180-mV Subthreshold FFT Processor Using a Minimum Energy Design Methodology. IEEE Journal of Solid-State Circuits, 40, 1 (January. 2005), 310-319.