메뉴 건너뛰기




Volumn , Issue , 2009, Pages

Light-weight implementation options for curve-based cryptography: HECC is also ready for RFID

Author keywords

Hyperelliptic curve cryptography; Modular inversion; Modular multiplication; RFID

Indexed keywords

AFFINE COORDINATES; CURVE-BASED CRYPTOGRAPHY; HYPERELLIPTIC CURVE; HYPERELLIPTIC CURVE CRYPTOGRAPHIES; LIGHT WEIGHT; MODULAR INVERSION; MODULAR MULTIPLICATION; REGISTER FILES; RF-ID TAGS; STANDARD CELL;

EID: 77950333789     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (12)

References (23)
  • 1
    • 77950321920 scopus 로고    scopus 로고
    • note
    • ISO/IEC 18000-18001:2004, information technology - radio frequency identification for item management. Part 3: Parameters for air interface communications at 13,56 MHz.
  • 5
    • 0021471875 scopus 로고
    • Systolic VLSI Arrays for Polynomial GCD Computation
    • R. P. Brent and H. T. Kung. Systolic VLSI Arrays for Polynomial GCD Computation. IEEE Trans. Computers, 33(8):731-736, 1984.
    • (1984) IEEE Trans. Computers , vol.33 , Issue.8 , pp. 731-736
    • Brent, R.P.1    Kung, H.T.2
  • 6
    • 14844344079 scopus 로고    scopus 로고
    • A class of unidirectional bit serial systolic architectures for multiplicative inversion and division over GF(2m)
    • March
    • A. K. Daneshbeh and M. A. Hasan. A class of unidirectional bit serial systolic architectures for multiplicative inversion and division over GF(2m). Computers, IEEE Transactions on, 54(3):370-380, March 2005.
    • (2005) Computers, IEEE Transactions on , vol.54 , Issue.3 , pp. 370-380
    • Daneshbeh, A.K.1    Hasan, M.A.2
  • 7
    • 34548510102 scopus 로고    scopus 로고
    • On efficient implementation of FPGA-based hyperelliptic curve cryptosystems
    • G. Elias, A. Miri, and T. H. Yeap. On efficient implementation of FPGA-based hyperelliptic curve cryptosystems. Computers and Electrical Engineering, 33(5-6):349-366, 2007.
    • (2007) Computers and Electrical Engineering , vol.33 , Issue.5-6 , pp. 349-366
    • Elias, G.1    Miri, A.2    Yeap, T.H.3
  • 8
    • 70350647751 scopus 로고    scopus 로고
    • HECC Goes Embedded: An Area-efficient Implementation of HECC
    • Lecture Notes in Computer Science, R. Avanzi, L. Keliher and F. Sica (eds.), Springer-Verlag
    • J. Fan, L. Batina, and I. Verbauwhede. HECC Goes Embedded: An Area-efficient Implementation of HECC. In Proceedings of 15th Annual Workshop on Selected Areas in Cryptography (SAC 2008). Lecture Notes in Computer Science, R. Avanzi, L. Keliher and F. Sica (eds.), Springer-Verlag, 2008.
    • (2008) Proceedings of 15th Annual Workshop on Selected Areas in Cryptography (SAC 2008)
    • Fan, J.1    Batina, L.2    Verbauwhede, I.3
  • 10
    • 77950326290 scopus 로고    scopus 로고
    • GEZEL. http://rijndael.ece.vt.edu/gezel2/.
  • 18
    • 3042622329 scopus 로고    scopus 로고
    • Hyperelliptic Cryptosystems on Embedded Microprocessors
    • Ruhr-Universitat Bochum, Sep
    • J. Pelzl. Hyperelliptic Cryptosystems on Embedded Microprocessors. Master's thesis, Ruhr-Universitat Bochum, Sep, 2002.
    • (2002) Master's Thesis
    • Pelzl, J.1
  • 20
    • 0000537828 scopus 로고
    • Efficient identification and signatures for smart cards
    • New York, NY, USA, Springer-Verlag New York, Inc.
    • Claus P. Schnorr. Efficient identification and signatures for smart cards. In CRYPTO '89: Proceedings on Advances in cryptology, pages 239-252, New York, NY, USA, 1989. Springer-Verlag New York, Inc.
    • (1989) CRYPTO '89: Proceedings on Advances in Cryptology , pp. 239-252
    • Schnorr, C.P.1
  • 21
    • 0032115233 scopus 로고    scopus 로고
    • Low-energy digit-serial/parallel finite field multipliers
    • L. Song and K. K. Parhi. Low-energy digit-serial/parallel finite field multipliers. J. VLSI Signal Process. Syst., 19(2):149-166, 1998.
    • (1998) J. VLSI Signal Process. Syst. , vol.19 , Issue.2 , pp. 149-166
    • Song, L.1    Parhi, K.K.2
  • 23
    • 10444251940 scopus 로고    scopus 로고
    • High-speed systolic architectures for finite field inversion
    • Z. Yan, D. V. Sarwate, and Z. Liu. High-speed systolic architectures for finite field inversion. Integration, VLSI Journal, 38(3):383-398, 2005.
    • (2005) Integration, VLSI Journal , vol.38 , Issue.3 , pp. 383-398
    • Yan, Z.1    Sarwate, D.V.2    Liu, Z.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.