A scalable dual-field elliptic curve cryptographic processor

IEEE Transactions on Computers

Volumn 52, Issue 4, 2003, Pages 449-460

  Satoh, Akashi ^a   Takano, Kohji ^a  

^a IBM RESEARCH   (United States)

Author keywords

ASIC implementation; Elliptic curve cryptography; Galois field; High speed hardware; Montgomery multiplication; Public key cryptography

Indexed keywords

ADDERS; ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; POLYNOMIALS;

ELLIPTIC CURVE CRYPTOGRAPHIC PROCESSOR; GALOIS FIELD; HIGH-SPEED HARDWARE; MONTGOMERY MULTIPLICATION;

PUBLIC KEY CRYPTOGRAPHY;

EID: 0038300434     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2003.1190586     Document Type: Article

References (27)

1. 155," IEEE J. Selected Areas Comm., vol. 11, pp. 804-813, June 1993.
2. S. Sutikno, A. Surya, and R. Effendi, "An Implementation of ElGamal Elliptic Curves Cryptosystems," Proc. 1998 IEEE Asia-Pacific Conf. Circuits and Systems (APCCAS '98), pp. 483-486 Nov. 1998.
3. 155 for Elliptic Curve Cryptosystems," Proc. 1998 IEEE Asia-Pacific Conf. Circuits and Systems (APCCAS '98), pp. 647-650, Nov. 1998.
4. K.H. Leung, K.W. Ma, W.K. Wong, and P.H.W. Leong, "FPGA Implementation of a Microcoded Elliptic Curve Cryptographic Processor," Proc. 2000 IEEE Symp. Field Programmable Custom Computing Machines (FCCM '99), pp. 68-76, Apr. 2000.
5. M. Ernst, S. Klupsch, O. Hauck, and S.A. Huss, "Rapid Prototyping for Hardware Accelerated Elliptic Curve Public-Key Cryptosystems," Proc. 12th Int'l Workshop Rapid System Prototyping (RSP 2001), pp. 24-29, June 2001.
6. L. Gao, S. Shrivastava, and G. Sobelman, "Elliptic Curve Scalar Multiplier Design Using FPGAs," Proc. Cryptographic Hardware and Embedded Systems (CHES '99), pp. 257-268, Aug. 1999.
7. M.C. Rosner, "Elliptic Curve Cryptosystems on Reconfigurable Hardware," master's thesis Worcester Polytechnic Inst., May 1998, http://www.ece.wpi.edu/research/crypt/publications/documents/ms_mrosner.pdf
8. m)," Proc. Cryptographic Hardware and Embedded Systems (CHES 2000), pp. 41-56, Aug. 2000.
9. N.P. Smart, "The Hessian Form of an Elliptic Curve," Proc. Cryptographic Hardware and Embedded Systems (CHES 2001), pp. 118-125, May 2001.
10. m) on an FPGA," Proc. Cryptographic Hardware and Embedded Systems (CHES 2000), pp. 25-40, Aug. 2000.
11. J. Goodman and A. Chandrakasan, "An Energy Efficient Reconfigurable Public-Key Cryptography Processor Architecture," Proc. Cryptographic Hardware and Embedded Systems (CHES 2000), pp. 175-190, Aug. 2000.
12. G. Orlando and C. Paar, "A Scalable GF(p) Elliptic Curve Processor Architecture for Programmable Hardware," Proc. Cryptographic Hardware and Embedded Systems (CHES 2001), pp. 349-363, May 2001.
13. S. Xu and L. Batina, "Efficient Implementation of Elliptic Curve Cryptosystems on an ARM7 with Hardware Accelerator," Proc. Information Security (ISC 2001), pp. 266-3279, Oct. 2001.
14. V.S. Miller, "Use of Elliptic Curve in Cryptography," Proc. Advances in Cryptology (Crypto '85), pp. 417-426, 1986.
15. N. Koblitz, "Elliptic Curve Cryptosystems," Math. Computing, vol. 48, pp. 203-209, 1987.
16. J. Omura and J. Massey, "Computational Method and Apparatus for Finite Field Arithmetic," US Patent Number 4,587,627; May 1986.
17. "Digital Signature Standard (DSS)," FIPS PUB 186-2, Nat'l Inst. of Standard Technology, http://csrc.nist.gov/publications/fips/fips186-2/fips186-2.pdf, Jan. 2000.
18. P.L. Montgomery, "Modular Multiplication without Trial Division," Math. Computing, vol. 44, no. 170, pp. 519-521, Apr. 1985.
19. G.K. KoH and T. Acar, "Analyzing and Comparing Montgomery Multiplication Algorithms," IEEE Micro, vol. 16, no. 3, pp. 26-33, June 1996.
20. k)," Designs, Codes and Cryptography, vol. 14, no. pp. 57-59, Apr. 1998.
21. m)," Proc. Cryptographic Hardware and Embedded Systems (CHES 2000), pp. 264-276, Aug. 2000.
22. H. Wu, "Montgomery Multiplier and Squarer for a Class of Finite Fields," IEEE Trans. Computers, vol. 51, no. 5, pp. 521-529, May 2002.
23. m)," Proc. Cryptographic Hardware and Embedded Systems (CHES 2000), pp. 277-292, Aug. 2000.
24. m)," Proc. Cryptographic Hardware and Embedded Systems (CHES 2001), pp. 202-219, May 2001.
25. A. Satoh, Y. Kobayashi, H. Niijima, N. Ooba, S. Munetoh, and S. Sone, "A High-Speed Small RSA Encryption LSI with Low Power Dissipation," Proc. Information Security Workshop '97 (ISW '97), pp. 174-187, 1997.
26. "IEEE P1363 Draft Version D13, Standard for Public-Key Cryptography, Draft Standard," Nov. 1999.
27. J. Memezes, P.C. van Oorschot, and S.A. Vanstone, Handbook of Applied Cryptography. CRC Press, 1997.