RD Optimized Bandwidth Efficient Motion Estimation and Its Hardware Design with On-Demand Data Access

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 20, Issue 11, 2010, Pages 1565-1576

  Li, Gwo Long ^a   Chang, Tian Sheuan ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Bandwidth aware motion estimation; bandwidth efficient motion estimation; motion estimation

Indexed keywords

EID: 78149349201     PISSN: 10518215     EISSN: 15582205     Source Type: Journal    
DOI: 10.1109/TCSVT.2010.2087450     Document Type: Article

References (28)

1. T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, “Overview of the H.264/AYC video coding standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 560–576, Jul. 2003.
2. C.-H. Hsieh and T.-P. Lin, “VLSI architecture for block-matching motion estimation algorithm,” IEEE Trans. Circuits Syst. Video Technol., vol. 2, no. Jun. 1992.
3. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, “On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61–72, Jan. 2002.
4. W.-F. He, Y.-L. Bi, and Z.-G. Mao, “Efficient frame-level pipelined array architecture for full-search block-matching motion estimation,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 3. May 2005, pp. 2887–2890.
5. Y.-W. Huang, S.-Y. Chien, B.-Y. Hsieh, and L.-G. Chen, “Global elimination algorithm and architecture design for fast block matching motion estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 14, no. 6, pp. 898–907, Jun. 2004.
6. M. Miyama, J. Miyakoshi, Y. Kuroda, K. Imamura, H. Hashimoto, and M. Yoshimoto, “A sub-mW MPEG-4 motion estimation processor core for Mobile video application,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1562–1570, Sep. 2004.
7. S. Kappagantula and K. R. Rao, “Motion compensated interframe image prediction,” IEEE Trans. Commun., vol. 33, no. 9, pp. 1011–1015, Sep. 1985.
8. L. M. Po and W. C. Ma, “A novel four-step search algorithm for fast block motion estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 3, pp. 313–317, Jun. 1996.
9. S. Zhu and K.-K. Ma, “A new diamond search algorithm for fast block-matching motion estimation,” IEEE Trans. Image Process., vol. 9, no. 2, pp. 287–290, Feb. 2000.
10. C. Zhu, X. Lin, and L.-P. Chau, “Hexagon-based search pattern for fast block motion estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 5, pp. 349–355, May 2002.
11. P.-L. Tai, S.-Y. Huang, C.-T. Liu, and J.-S. Wang, “Computation-aware scheme for software-based block motion estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 9, pp. 901–912, Sep. 2003.
12. Z. He, Y. Liang, L. Chen, I. Ahmad, and D. Wu, “Power-rate-distortion analysis for wireless video communication under energy constraints,” IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 5, pp. 645–658, May 2005.
13. W.-M. Chao, C.-W. Hsu, Y.-C. Chang, and L.-G. Chen, “A novel hybrid motion estimator supporting diamond search and fast full search,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 2. May 2002, pp. 492–495.
14. C.-Y. Chen, C.-T. Huang, Y.-H. Chen, and L.-G. Chen, “Level C+ data reuse scheme for motion estimation with corresponding coding orders,” IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 4, pp. 553–558, Apr. 2006.
15. T.-C. Chen, C.-Y. Tsai, Y.-W. Huang, and L.-G. Chen, “Single reference frame multiple current macroblocks scheme for multiple reference frame motion estimation in H.264/AVC,” IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 2, pp. 242–247, Feb. 2007.
16. H. Shim, K. Kang, and C.-M. Kyung, “Search area selective reuse algorithm in motion estimation,” in Proc. IEEE Int. Conf. Multimedia Expo, Jul. 2007, pp. 1611–1614.
17. M.-C. Lin and L.-R. Dung, “Two-step windowing technique for wide range motion estimation,” in Proc. IEEE Asia Pacific Conf. Circuits Syst., Nov. 2008, pp. 1478–1481.
18. S.-H. Wang, W.-L. Tao, C.-N. Wang, W.-H. Peng, and T. Chiang, “Platform-based design of all binary motion estimation with bus interleaved architecture,” in Proc. IEEE Int. Symp. VLSI Des., Automat. Test., Apr. 2005, pp. 241–244.
19. S.-H. Wang, S.-H. Tai, and T. Chiang, “A low-power and bandwidth-efficient motion estimation IP core design using binary search,” IEEE Trans. Circuits Syst. Video Technol., vol. 19, no. 5, pp. 760–765, May 2009.
20. T.-C. Wang, Y.-W. Huang, H.-C. Fang, and L.-G. Chen, “Performance analysis of hardware oriented algorithm modification in H.264,” in Proc. IEEE Int. Conf. Multimedia Exp, vol. 3. Jul. 2003, pp. 601–604.
21. M. Gallant, G. Gote, and F. Kossentini, “An efficient computation-constrained block-based motion estimation algorithm for low bit rate vide coding,” IEEE Trans. Image Process., vol. 8, no. 12, pp. 1816–1823, Dec. 1999.
22. J. R. Jain and A. K. Jain, “Displacement measurement and its application in interframe image coding,” IEEE Trans. Commun., vol. 29, no. 12, pp. 1799–1808, Dec. 1981.
23. R. Srinivasan and K. R. Rao, “Predictive coding based on efficient motion estimation,” IEEE Trans. Commun., vol. 33, no. 8, pp. 888–896, Aug. 1985.
24. Y.-H. Chen, T.-D. Chuang, Y.-J. Chen, and L.-G. Chen, “Bandwidth-efficient encoder framework for H.264/AVC scalable extension,” in Proc. IEEE Int. Symp. Multimedia, Dec. 2007, pp. 401–406.
25. T.-C. Chen, Y.-H. Chen, S.-F. Tsai, S.-Y. Chien, and L.-G. Chen, “Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC,” IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 5, pp. 568–577, May 2007.
26. L.-K. Liu and B. Feig, “A block-based gradient descent search algorithm for block motion estimation in video coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 4, pp. 419–422, Aug. 1996.
27. Micron. (2010). DDR SDRAM [Online]. Available: http://www.micron. com/products/dram/ddr/partlist.aspx
28. G.-S. Yu and T.-S. Chang, “Optimal data mapping for motion compensation in H.264 video decoding,” in Proc. IEEE Workshop Signal Process. Syst., Oct. 2007, pp. 505–508.