Level C+ data reuse scheme for motion estimation with corresponding coding orders

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 16, Issue 4, 2006, Pages 553-558

  Chen, Ching Yeh ^a,b   Huang, Chao Tsung ^a,b   Chen, Yi Hau ^a,b   Chen, Liang Gee ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Data reuse; Memory bandwidth; Motion estimation

Indexed keywords

DATA REUSE SCHEME; HARDWARE EFFICIENCY; MEMORY BANDWIDTH;

BANDWIDTH; COMPUTER HARDWARE; COMPUTER PROGRAMMING LANGUAGES; IMAGE CODING; MOTION ESTIMATION; STORAGE ALLOCATION (COMPUTER);

DATA ACQUISITION;

EID: 33646426630     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2006.871388     Document Type: Article

References (14)

1. C.-T. Huang, C.-Y. Chen, Y.-H. Chen, and L.-G. Chen, "Memory analysis of VLSI architecture for 5/3 and 1/3 motion-compensated temporal filtering," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., 2005, pp. 93-96.
2. Information Technology - Coding of Moving Pictures and Associated Audio for Digital Storage Media at Up to About 1.5 Mbit/s - Part 2: Video, ISO/IEC 11 172-2, 1993.
3. Information Technology-Generic Coding of Moving Pictures and Associated Audio Information: Video, ISO/IEC 13 818-2 and ITU-T Rec. H.262, 1996.
4. Information Technology-Coding of Audio-Visual Objects - Part 2: Visual, ISO/IEC 14496-2, 1999.
5. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification. ITU-T Rec.H.264 and ISO/IEC 14496-10 AVC, Joint Video Team, May 2003.
6. M.-Y. Hsu, "Scalable Module-Based Architecture for MPEG-4 BMA Motion Estimation," M.S. thesis, National Taiwan Univ., Taipei, Taiwan, R.O.C., Jun. 2000.
7. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61-72, Jan. 2002.
8. T. Koga, K. Iinuma, A. Hirano, Y. Iijima, and T. Ishiguro, "Motion compensated interframe coding for video conferencing," in Proc. Nat. Telecommun. Conf., 1981, pp. G5.3.1-G5.3.5.
9. J. Y. Tham, S. Ranganath, M. Ranganath, and A. A. Kassim, "A novel unrestricted centerbiased diamond search algorithm for block motion estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 4, pp. 369-377, Aug. 1998.
10. S. Zhu and K. K. Ma, "A new diamond search algorithm for fast block-matching motion estimation." IEEE Trans. Image Process., vol. 9, no. 2, pp. 287-290, Feb. 2000.
11. B. Koo, S. Kim, S. Lee, M. Choi, K. Park, N. Eum, J. Kim, and H. Cho, "A pipelined low power architectural MPEG4 video codec chip with deblocking filter for mobile wireless multimedia applications," in Proc. IEEE Int. Conf. ASIC, 2003. vol. 2, pp. 934-972.
12. T. Nishikawa, M. Takahashi, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Maisumoto, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, J. Shirakura, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama, "A 60 MHz 240 m W MPEG-4 video-phone LSI with 16 Mb embedded DRAM." IEEE J. Solid-State Circuits, vol. 35, pp. 1713-1721, Nov. 2000.
13. T.-C. Chen, Y.-W. Huang, and L.-G. Chen, "Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture," in Proc. IEEE Int. Symp. Circuits Syst., 2004, pp. 273-276.
14. T. Wiegand, H. Schwarz, A. Joch, F. Kossentini, and G. J. Sullivan, "Rate-constrained coder control and comparison of video coding standards." IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 688-703, Jul. 2003.