On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 12, Issue 1, 2002, Pages 61-72

  Tuan, Jen Chieh ^b   Chang, Tian Sheuan ^a,c   Jen, Chein Wei ^d  

^a IEEE

^b iCreate Technologies Corporation   (Taiwan)

^c Global Unichip   (Taiwan)

^d NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Architecture; Block matching; Memory management; Motion estimation; Video coding

Indexed keywords

BANDWIDTH; IMAGE CODING; MOTION ESTIMATION; PROBLEM SOLVING;

FULL-SEARCH BLOCK-MATCHING (FSBM);

VLSI CIRCUITS;

EID: 0036216763     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.981846     Document Type: Article

References (34)

1. Displacement measurement and its application in interframe image coding
2. Motion compensated interframe coding for video conferencing
3. VLSI architecture for the hierarchical block matching algorithm for HDTV applications
4. An efficient VLSI architecture of hierarchical block matching algorithm in HDTV applications
5. Zero waiting cycle hierarchical block matching algorithm and its array architectures
6. Predictive coding based on efficient motion estimation
7. Parameterizable VLSI architectures for the full-search block-matching algorithm
8. Array architectures for block matching algorithms
9. VLSI architecture for block-matching motion estimation algorithm
10. A novel modular systolic array architecture for full-search block matching motion estimation
11. A novel scaleable architecture with memory interleaving organization for full search block-matching algorithm
12. An efficient and simple VLSI tree architecture for motion estimation algorithms
13. A family of VLSI designs for the motion compensation block-matching algorithm
14. Scaleable array architecture design for full search block matching
15. A flexible parallel architecture adapted to block-matching motion-estimation algorithms
16. Architectures for hierarchical and other block matching algorithms
17. An LSI architecture for block-matching motion estimation algorithm considering chrominance signal
18. New fast algorithms for the estimation of block motion vectors
19. Semi-systolic array based motion estimation processor design
20. A memory efficient array architecture for full-search block matching algorithm
21. Flexible VLSI architecture of motion estimator for video image compression
22. Low-complexity algorithm and architecture for block-based motion estimation via one-bit transforms
23. A high-performance full-motion video compression chip set
24. VLSI architecture for motion estimation using the block-matching algorithm
25. A high-throughput, flexible VLSI architecture for motion estimation
26. A systolic design methodology with application to full-search block-matching architectures
27. An architecture of full-search block matching for minimum memory bandwidth requirement
28. A flexible data-interlacing architecture for full-search block-matching algorithm
29. A 14-Gops programmable motion estimator for H.26X video coding
30. VLSI architectures for block matching algorithms using systolic arrays
31. High throughput, scalable VLSI architecture for block matching motion estimation