Single reference frame multiple current macroblocks scheme for multiple reference frame motion estimation in H.264/AVC

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 17, Issue 2, 2007, Pages 242-247

  Chen, Tung Chien ^b   Tsai, Chuan Yung ^b   Huang, Yu Wen ^b   Chen, Liang Gee ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

ISO IEC 14496 10 AVC; ITU T Rec. H.264; JVT; Motion estimation; Multiple reference frame; VLSI architecture

Indexed keywords

DECISION FLOW; MULTIPLE REFERENCE FRAME; VLSI ARCHITECTURE;

BANDWIDTH; DECISION THEORY; IMAGE CODING; SEARCH ENGINES; STORAGE ALLOCATION (COMPUTER);

MOTION ESTIMATION;

EID: 33847738637     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2006.887130     Document Type: Article

References (16)

1. Draft ITU-T Rec. Final Draft Int. Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/EC 14496-10 AVC, May 2003.
2. T. Wiegand, G. J. Sullivan, G. Bjøntegaard, and A. Luthra, "Overview of the H.264/AVC video coding standard," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 560-576, Jul. 2003.
3. T. Wiegand, H. Schwarz, A. Joch, F. Kossentini, and G. J. Sullivan, "Rate-constrained coder control and comparison of video coding standards," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 688-703, Jul. 2003.
4. Joint Video Team Reference Software JM8.5 Sep. 2004 [Online]. Available: http://bs.hhi.de/suehring/tml/download/
5. T. Wiegand, X. Zhang, and B. Girod, "Long-term memory motion-compensated prediction," IEEE Trans. Circuits Syst. Video Technol., vol. 9, no. 1, pp. 70-84, Feb. 1999.
6. P. Yin, H.-Y. Tourapis, A. Tourapis, and J. Boyce, "Fast mode decision and motion estimation for JVT/H.264," in Proc. Int. Conf. Image Processing, 2003, pp. III-853-III-856.
7. P. Zhang, Y. He, S. Yang, and Y. Zhong, "Performance and complexity joint optimization for H.264 video coding," in Proc. Int. Symp. Circuits Syst., 2003, pp. II-888-II-891.
8. Y. Su and M.-T. Sun, "Fast multiple reference frame motion estimation for H.264/AVC," IEEE Trans. Circuits Syst. Video Technol., vol 16, no. 3, pp. 447-452, Mar. 2006.
9. Y.-W. Huang, B.-Y. Hsieh, T.-C. Wang, S.-Y. Chien, S.-Y. Ma, C.-F. Shen, and L.-G. Chen, "Analysis and reduction of reference frames for motion estimation in MPEG-4 AVC/JVT/H.264," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., 2003, pp. 145-148.
10. Y.-W.Huang, T.-C.Wang, B.-Y. Hsieh, and L.-G. Chen, " Hardwarearchitecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264," in Proc. IEEE Int. Symp. Circuits Syst., 2003, pp. 796-799.
11. S. Y. Yap and J. V. McCanny, "A VLSI architecture for variable block size video motion estimation," IEEE Trans. Circuit Syst. II, vol. 51, no. 7, pp. 384-389, Jul. 2004.
12. J.-H. Lee and N.-S. Lee, "Variable block size motion estimation algorithm and its hardware architecture for H.264," in Proc. IEEE Int. Symp. Circuits and Systems, May 2004, vol. 3, pp. 740-743.
13. T.-C. Chen, Y.-H. Chen, S.-F. Tsai, and L.-G. Chen, "Architecture design of low power integer motion estimation for H.264/AVC," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Process., 2006, pp. III-900-III-903.
14. M. Y. Hsu, "Scalable Module-Based Architecture for MPEG-4 BMA Motion Estimation," M.S. thesis, Graduate Inst. Electron. Eng., National Taiwan Univ., Taipei, Taiwan, R.O.C., 2000.
15. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61-72, Jan. 2002.
16. T.-C. Chen, S.-Y. Chien, Y.-W. Huang, C.-H. Tsai, C.-Y. Chen, T.-W. Chen, and L.-G. Chen, "Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 6, pp. 673-688, Jun. 2006.