A sub-mW MPEG-4 motion estimation processor core for mobile video application

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 9, 2004, Pages 1562-1570

  Miyama, Masayuki ^a   Miyakoshi, Junichi ^a   Kuroda, Yuki ^a   Imamura, Kousuke ^a   Hashimoto, Hideo ^a   Yoshimoto, Masahiko ^a  

^a KANAZAWA UNIVERSITY   (Japan)

Author keywords

Gradient based method; Low power; Motion estimation; MPEG; SIMD

Indexed keywords

GRADIENT DESCENT SEARCH (GDS) ALGORITHMS; GRADIENT-BASED METHODS; MPEG; VIDEO ENCODING;

ALGORITHMS; CMOS INTEGRATED CIRCUITS; ELECTRIC DISTORTION; ELECTRIC POTENTIAL; IMAGE CODING; IMAGE QUALITY; MOTION ESTIMATION; MOTION PICTURES; PROGRAM PROCESSORS; VECTORS; VLSI CIRCUITS;

MOBILE TELECOMMUNICATION SYSTEMS;

EID: 4444267593     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.831461     Document Type: Conference Paper

References (8)

1. T. Matsumura, S. Kumaki, H. Segawa, K. Ishihara, A. Hanami, Y. Matsuura, S. Scotzniovsky, H. Takata, A. Yamada, S. Murayama, T. Wada, H. Ohira, T. Shimada, K. Asano, T. Yoshida, M. Yoshimoto, K. Tsuchihashi, and Y. Horiba, "A single-chip MPEG2 422@ML video, audio, and system encoder with a 162 MHz media-processor and dual motion estimation cores," IEICE Trans. Electron., vol. E84-C, no. 1, pp. 202-211, Jan. 2001.
2. S. Uramoto, A. Takabatake, M. Suzuki, H. Sakurai, and M. Yoshimoto, ''A half-pel precision motion estimation processor for NTSC-resolution video," IEICE Trans. Electron., vol. E77-C, no. 12, pp. 1930-1936, Dec. 1994.
3. P. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Boston, MA: Kluwer, 1999.
4. H. Ohira, T. Kamemaru, H. Suzuki, K. Asano, and M. Yoshimoto, "A low power media processor core performable CIF30 fr/s MPEG4/H26x video codec," IEICE Trans. Electron., vol. E84-C, no. 2, pp. 157-165, Feb. 2001.
5. M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Ohashi, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama, "A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM," IEEE J. Solid-State Circuits, vol. 35, pp. 1713-1721, Nov. 2000.
6. H. Nakayama, T. Yoshitake, H. Komazaki, Y. Watanabe, H. Araki, K. Morioka, J. Li, L. Peilin, S. Lee, H. Kubosawa, and Y. Otobe, "An MPEG-4 video LSI with an error-resilient codec core based on a fast motion estimation," in Proc. IEEE ISSCC, 2002, p. 296.
7. M. Takabayashi, K. Imamura, and H. Hashimoto, "A fast motion vector detection based on gradient method,", Tech. Rep. of IEICE, IE2001-74, Sept. 2001.
8. M. Miyama, O. Tooyama, N. Takamatsu, T. Kodake, K. Nakamura, A. Kato, J. Miyakoshi, K. Imamura, H. Hashimoto, S. Komatsu, M. Yagi, M. Morimoto, K. Taki, and M. Yoshimoto, "An ultra low power motion estimation processor for MPEG2 HDTV resolution video," IEICE Trans. Electron., vol. E86-C, no. 4, pp. 561-569, Apr. 2003.