SCOPUS 정보 검색 플랫폼

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2007, Pages 505-508

Optimal data mapping for motion compensation in H.264 video decoding

(2) Yu, Guo Shiuan a Chang, Tian Sheuan a

a NATIONAL CHIAO TUNG UNIVERSITY (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CONFORMAL MAPPING; DATA STORAGE EQUIPMENT; DECODING; DYNAMIC RANDOM ACCESS STORAGE; IMAGE CODING; MOTION ESTIMATION; PROGRAMMING THEORY; SIGNAL PROCESSING; TECHNICAL PRESENTATIONS; TELECOMMUNICATION SYSTEMS; VIDEO RECORDING; VISUAL COMMUNICATION;

H.264 VIDEO CODING; H.264 VIDEOS; MEMORY BANDWIDTHS; OPTIMAL DATUMS; VIDEO DATUMS; VIDEO DECODERS; VIDEO SEQUENCES;

MOTION COMPENSATION;

EID: 47949094579 PISSN: 15206130 EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/SIPS.2007.4387599 Document Type: Conference Paper

Times cited : (11)

References (7)

1
- 0033350810
- Architecture and bus-arbitration schemes for MPEG-2 video decoder
- Aug
- J.-H. Li, N. Ling, "Architecture and bus-arbitration schemes for MPEG-2 video decoder," IEEE Transaction on Circuits and Systems for Video Technology, vol. 9, pp.727 - 736, Aug. 1999
- (1999) IEEE Transaction on Circuits and Systems for Video Technology , vol.9 , pp. 727-736
- Li, J.-H.¹ Ling, N.²

2
- 0032070552
- An efficient controller scheme for MPEG-2 video decoder
- May
- N. Ling, N.-T. Wang, D.-J. Ho, "An efficient controller scheme for MPEG-2 video decoder," IEEE Transaction on Consumer Electronics, vol. 44, pp.451 -458, May 1998
- (1998) IEEE Transaction on Consumer Electronics , vol.44 , pp. 451-458
- Ling, N.¹ Wang, N.-T.² Ho, D.-J.³

3
- 0035509949
- High-performance and low-power memory-interface architecture for video processing applications
- Nov
- H. Kim, I.-C. Park, "High-performance and low-power memory-interface architecture for video processing applications," IEEE Transaction on Circuits and Systems for Video Technology, vol. 11, pp. 1160 - 1170, Nov. 2001
- (2001) IEEE Transaction on Circuits and Systems for Video Technology , vol.11 , pp. 1160-1170
- Kim, H.¹ Park, I.-C.²

4
- 1542647459
- High performance memory mode control for HDTV decoders
- Nov
- S.-I. Park, Y. Yi, I.-C. Park, "High performance memory mode control for HDTV decoders," IEEE Transaction on Consumer Electronics, vol. 49, pp.1348-1353, Nov. 2003
- (2003) IEEE Transaction on Consumer Electronics , vol.49 , pp. 1348-1353
- Park, S.-I.¹ Yi, Y.² Park, I.-C.³

5
- 4344691469
- H.-Y. Kang, K.-A. Jeong, J.-Y. Bae, Y.-S. Lee, S.-H. Lee, MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller, proc. International Symposium on Circuits and Systems, 2, pp. II-145-8, May 2004
- H.-Y. Kang, K.-A. Jeong, J.-Y. Bae, Y.-S. Lee, S.-H. Lee, "MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller," proc. International Symposium on Circuits and Systems, vol. 2, pp. II-145-8, May 2004

6
- 21644476517
- High Performance Synchronous DRAMs Controller in H.264 HDTV Decoder
- Oct
- J. Zhu, L. Hou, W. Wu, R. Wang, C. Huang, J.-T. Li, "High Performance Synchronous DRAMs Controller in H.264 HDTV Decoder", proc. International Conference on Solid-State and Integrated Circuits Technology, vol. 3, pp. 1621 - 1624, Oct. 2004
- (2004) proc. International Conference on Solid-State and Integrated Circuits Technology , vol.3 , pp. 1621-1624
- Zhu, J.¹ Hou, L.² Wu, W.³ Wang, R.⁴ Huang, C.⁵ Li, J.-T.⁶

7
- 0035506669
- Design and verification for configurable memory controller - Memory interface socket soft IP
- K.-B. Lee and C.-W. Jen, "Design and verification for configurable memory controller - Memory interface socket soft IP," Journal of the Chinese Institute of Electrical Engineering, vol. 8, no. 4, pp.309-323, 2001.
- (2001) Journal of the Chinese Institute of Electrical Engineering , vol.8 , Issue.4 , pp. 309-323
- Lee, K.-B.¹ Jen, C.-W.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.