On-chip voltage down converter for low-power digital system

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 5, 1998, Pages 617-625

  Jou, Shyh Jye ^a,b   Chen, Tsu Lin ^a,b  

^a NATIONAL CENTRAL UNIVERSITY   (Taiwan)

^b Chung Hua Telecommunication Institute   (Taiwan)

Author keywords

Dc to dc; Low power digital system; Voltage down converter

Indexed keywords

CMOS INTEGRATED CIRCUITS; CURRENT VOLTAGE CHARACTERISTICS; DIFFERENTIAL AMPLIFIERS; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES;

DIFFERENTIAL AMPLIFIER BASED VOLTAGE FOLLOWERS; LOW POWER DIGITAL SYSTEMS; ON CHIP VOLTAGE DOWN CONVERTERS (VDC); REFERENCE VOLTAGE GENERATORS;

POWER CONVERTERS;

EID: 0032073714     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.673644     Document Type: Article

References (15)

1. M. Horiguchi, M. Aoki, H. Tanaka, J. Etoh, Y. Nakagome, S. Ikenaga, Y. Kawamota, and K. Itoh, "Dual-operating-voltage scheme for a single 5-V 16-Mbit DRAM," IEEE J. Solid-State Circuits, vol. 23, pp. 1128-1132, Oct. 1988.
2. H. Hidaka, K. Arimoto, K. Hirayama, M. Hayashikoshi, M. Asakura, M. Tsukude, T. Oishi, S. Kawai, K. Suma, Y. Konishi, K. Tanaka, W.
3. Wakamiya, Y. Ohno, and K. Fujighima, "A 34-ns 16-Mb DRAM with controllable voltage down-converter," IEEE J. Solid-State Circuits, vol. 27, pp. 1020-1027, July 1992.
4. H. Tanaka, Y. Nakagome, J. Etoh, E. Yamaskai, M. Aoki, and K. Miyazawa, "Sub-l-A dynamic reference voltage generator for batteryoperated DRAM's," IEEE]. Solid-State Circuits, vol. 29, pp. 448-453, Apr. 1994.
5. K. Ishibashi, K. Sasaki, and H. Toyoshima, "A voltage down converter with submicroampere standby current for low-power static RAM's," IEEE J. Solid-State Circuits, vol. 27, pp. 920-926, June 1992.
6. T. Furuyama, Y. Watanabe, T. Ohsawa, and S. Watanabe, "A new onchip voltage converter for submicrometer high-density DRAM's," IEEE J. Solid-State Circuits, vol. SC-22, pp. 437-4141, June 1987.
7. M. Horiguchi, M. Aoki, J. Etoh, H. Tanaka, S. Ikenaga, K. Itoh, K. Kajigaya, H. Kotani, K. Ohshima, and T. Matsumota, "A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier," IEEE J. Solid-State Circuits, vol. 25, pp. 1129-1135, Oct. 1990.
8. T. Ooishi, Y. Komiya, K. Hamade, M. Asakura, K. Yasuda, K. Furutani, T. Kato, H. Hidaka, and H. Ozakiu, "A mixed-mode voltage down converter with impedance adjustment circuitry for low-voltage highfrequency memory," IEEE J. Solid-State Circuits, vol. 31, pp. 575-585, Apr. 1996.
9. M. Paul, R. Kraus, K. Hoffmann, and J. Harter, "All MOS on-chip power supply conversion," in IEEE 1988 Custom Integrated Circuits Conf., pp. 5.7.1-5.7.3.
10. Y. Nakagome, K. Itoh, M. Isoda, K. Takeuchi, and M. Aoki, "Sub-l-V swing internal bus architecture for future low-power ULSI," IEEE J. Solid-State Circuits, vol. 28, pp. 414-4119, Apr. 1993.
11. A. Dancy and A. Chandrakasan, "Techniques for aggressive supply voltage scaling and efficient regulation," in IEEE 1997 Custom Integrated Circuits Conf., pp. 579-586.
12. A. J. Stratakos, R. W. Brodersen, and S. R. Sanders, "High-efficiency low-voltage DC-DC converter for portable applications," in Proc. 1994 Int. Workshop on Low Power Design, pp. 105-110.
13. A. P. Chandrakasan, S. Sheng, and R.W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-4184, Apr. 1992.
14. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design-A System Perspective, 2nd ed. Reading, MA: Addison-Wesley, 1994.
15. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.