-
1
-
-
0028736474
-
Low-power digital design
-
Oct.
-
M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," in IEEE Symp. Low Power Electronics Dig. Tech. Papers, Oct. 1994, pp. 8-11.
-
(1994)
IEEE Symp. Low Power Electronics Dig. Tech. Papers
, pp. 8-11
-
-
Horowitz, M.1
Indermaur, T.2
Gonzalez, R.3
-
2
-
-
0030205558
-
Processor design for portable systems
-
Aug.-Sept.
-
T. D. Burd and R. W. Broderson, "Processor design for portable systems," J. VLSI Signal Process., vol. 13, no. 2-3, pp. 203-221. Aug.-Sept. 1996.
-
(1996)
J. VLSI Signal Process.
, vol.13
, Issue.2-3
, pp. 203-221
-
-
Burd, T.D.1
Broderson, R.W.2
-
3
-
-
0026853681
-
Low-power CMOS digital design
-
Apr.
-
A. P. Chandrakasan, S. Sheng, and R. W. Broderson, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, pp. 473-484
-
-
Chandrakasan, A.P.1
Sheng, S.2
Broderson, R.W.3
-
4
-
-
0344889547
-
-
Ph.D. dissertation, Stanford University, Stanford, CA. June
-
R. Gonzalez, "Low-power processor design," Ph.D. dissertation, Stanford University, Stanford, CA. June 1997.
-
(1997)
Low-power Processor Design
-
-
Gonzalez, R.1
-
5
-
-
0003281563
-
Low power processor design using self-clocking
-
M. Horowitz, "Low power processor design using self-clocking," presented at the Workshop on Low-Power Electronics, 1993.
-
(1993)
Workshop on Low-Power Electronics
-
-
Horowitz, M.1
-
6
-
-
0025450394
-
A voltage reduction technique for digital systems
-
Feb.
-
P. Macken, M. Degrauwe, M. Van Paemel, and H. Oguey, "A voltage reduction technique for digital systems," in IEEE ISSCC 1990 Dig. Tech. Papers, Feb. 1990, pp. 238-239.
-
(1990)
IEEE ISSCC 1990 Dig. Tech. Papers
, pp. 238-239
-
-
Macken, P.1
Degrauwe, M.2
Van Paemel, M.3
Oguey, H.4
-
7
-
-
0024648183
-
SPIM: A pipelined 64 * 64-bit iterative multiplier
-
Apr.
-
M. Santoro and M. Horowitz, "SPIM: a pipelined 64 * 64-bit iterative multiplier," IEEE J. Solid-State Circuits, vol. 24, pp. 487-93, Apr. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, pp. 487-493
-
-
Santoro, M.1
Horowitz, M.2
-
8
-
-
0003967255
-
-
Ph.D. dissertation, Stanford University, Stanford, CA, July
-
M. Dean, "STRIP: A self-timed RISC Processor," Ph.D. dissertation, Stanford University, Stanford, CA, July 1992.
-
(1992)
STRIP: A Self-timed Risc Processor
-
-
Dean, M.1
-
9
-
-
0028372010
-
Reply to 'Comments on the optimum CMOS tapered buffer problem
-
Feb.
-
L. Gal, "Reply to 'Comments on the optimum CMOS tapered buffer problem,'" IEEE J. Solid-State Circuits, vol. 29, pp. 158-9, Feb. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 158-159
-
-
Gal, L.1
-
12
-
-
0041649575
-
High-frequency high-density converters for distributed power supply systems
-
Apr.
-
J. G. Kassakian and M. F. Schlecht, "High-frequency high-density converters for distributed power supply Systems," Proc. IEEE. vol. 76, no. 4, Apr. 1988.
-
(1988)
Proc. IEEE
, vol.76
, Issue.4
-
-
Kassakian, J.G.1
Schlecht, M.F.2
-
14
-
-
0344026665
-
-
CA
-
Maxim Integrated Products, Inc., 1995 New Releases Data Book, CA, vol. IV, 1995.
-
(1995)
1995 New Releases Data Book
, vol.4
-
-
-
17
-
-
0028710966
-
Low-power operation using self-timed circuits and adaptive scaling of supply voltage
-
Dec.
-
L. Nielsen, C. Niessen, J. Sparso, and K. van Berkel, "Low-power operation using self-timed circuits and adaptive scaling of supply voltage," IEEE Trans. VLSI Syst., vol. 2, pp. 391-397, Dec. 1994.
-
(1994)
IEEE Trans. VLSI Syst.
, vol.2
, pp. 391-397
-
-
Nielsen, L.1
Niessen, C.2
Sparso, J.3
Van Berkel, K.4
-
18
-
-
0029725225
-
An efficient controller for variable supply-voltage low power processing
-
June
-
V. Gutnik and A. P. Chandrakasan, "An efficient controller for variable supply-voltage low power processing," in IEEE Symp VLSI Circuits Dig. Tech. Papers, June 1996, pp. 158-159.
-
(1996)
IEEE Symp VLSI Circuits Dig. Tech. Papers
, pp. 158-159
-
-
Gutnik, V.1
Chandrakasan, A.P.2
-
19
-
-
0031356849
-
A lean power management technique: The lowest power consumption for the given operating speed of LSI's
-
June
-
S. Sakayima, H. Nakahira, M. Fukuda, A. Yamamoto, M. Kinoshita, A. Matsuzawa, H. Yamamoto, Y. Kato, Y. Matsuya, S. Mutoh, H. Fukuda, Y. Nishino, and T. Sakurai, "A lean power management technique: The lowest power consumption for the given operating speed of LSI's," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, June 1997, pp. 99-100.
-
(1997)
IEEE Symp. VLSI Circuits Dig. Tech. Papers
, pp. 99-100
-
-
Sakayima, S.1
Nakahira, H.2
Fukuda, M.3
Yamamoto, A.4
Kinoshita, M.5
Matsuzawa, A.6
Yamamoto, H.7
Kato, Y.8
Matsuya, Y.9
Mutoh, S.10
Fukuda, H.11
Nishino, Y.12
Sakurai, T.13
-
20
-
-
0030682865
-
A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS
-
May
-
K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, and T. Kuroda, "A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS," in Proc. IEEE Custom Integrated Circuits Conf., May 1997, pp. 587-590.
-
(1997)
Proc. IEEE Custom Integrated Circuits Conf.
, pp. 587-590
-
-
Suzuki, K.1
Mita, S.2
Fujita, T.3
Yamane, F.4
Sano, F.5
Chiba, A.6
Watanabe, Y.7
Matsuda, K.8
Maeda, T.9
Kuroda, T.10
-
21
-
-
0030712580
-
Techniques for aggressive supply voltage scaling and efficient regulation
-
May
-
A. Dancy and A. P. Chandrakasan, "Techniques for aggressive supply voltage scaling and efficient regulation," in Proc. IEEE Custom Integrated Circuits Conf., May 1997, pp. 579-586.
-
(1997)
Proc. IEEE Custom Integrated Circuits Conf.
, pp. 579-586
-
-
Dancy, A.1
Chandrakasan, A.P.2
|