A replica technique for wordline and sense control in low-power SRAM's

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 8, 1998, Pages 1208-1219

  Amrutur, Bharadwaj S ^b,c,d   Horowitz, Mark A ^a,b,d,e,f  

^a IEEE

^b Stanford University   (United States)

^c INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

^d STANFORD UNIVERSITY   (United States)

^e MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^f RAMBUS INC   (United States)

Author keywords

Low power; Low swing bus; Low voltage; Pulsed decoder; Replica technique; Self timing; Sense clock control; SRAM's; Threshold variation; Wordline pulsing

Indexed keywords

CONTROL SYSTEMS; DESIGN; DIGITAL INTEGRATED CIRCUITS; PERFORMANCE; SIGNAL PROCESSING; WORD PROCESSING;

REPLICA TECHNIQUES;

RANDOM ACCESS STORAGE;

EID: 0032136258     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.705359     Document Type: Article

References (26)

1. A. P. Chandrakasan et al., "Low-power CMOS digital design," IEEE J. Solid-State Cricuits, vol. 27, pp. 473-484, Apr. 1992.
2. W. Lee et al., "A 1 V DSP for wireless communication," in 1997 IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 92-93.
3. M. Izumikawa et al., "A 0.25-μm CMOS 0.9-V 100-MHz DSP core," IEEE J. Solid-State Circuits, vol. 32, pp. 52-61, Jan. 1997.
4. K. Ishibashi et al., "A 1 V TFT-load SRAM using a two-step word voltage method," in 1992 IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 206-207.
5. H. Yamauchi et al., "A 0.5V/100 MHz over-Vcc grounded data storage (OVGS) SRAM cell architecture with boosted bit-line and offset source over-driving schemes," in 1996 IEEE Int. Symp. Low Power Electron. Design, Dig. Tech. Papers, pp. 49-54.
6. K. Itoh, A. R. Fridi, A. Bellaouar, and M. I. Elmasry, "A deep sub-V, single power-supply SRAM cell with multi-Vt, boosted storage node and dynamic load," in 1996 Symp. VLSI Circuits, Dig. Tech. Papers, pp. 132-133.
7. J. D. Meindl et al., "The impact of stochastic dopant and interconnect distributions on gigascale intergration," in 1997 IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 232-233.
8. T. Mizuno et al., "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's," IEEE Trans. Electron Devices, vol. 41, pp. 2216-2221, Nov. 1994.
9. M. Eisele et al., "The impact intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits," in 1996 IEEE Int. Symp. Low Power Electron. Design, Dig. Tech. Papers, pp. 237-242.
10. S. Murukami et al., "A 21-mW 4-Mb CMOS SRAM for battery operation," IEEE J. Solid-State Circuits, vol. 26, pp. 1563-1569, Nov. 1991.
11. M. Matsumiya et al., "A 15-ns 16-Mb CMOS SRAM with interdigitated bit-line architecture," IEEE J. Solid-State Circuits, vol. 27, pp. 1497-1502, Nov. 1992.
12. O. Minato et al., "A 20ns 64K CMOS SRAM," in 1984 IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 222-223.
13. S. Yamamoto et al., "256k CMOS SRAM with variable impedance data-line loads," IEEE J. Solid-State Circuits, vol. 20, pp. 924-928, Oct. 1985.
14. K. J. Schultz et al., "Low-supply-noise low-power embedded modular SRAM for mixed analog-digital IC's," in Proc. 1992 IEEE Custom Integrated Circuits Conf., pp. 7.1/1-7.1/4.
15. P. Reed et al., "A 250MHz 5W RISC microprocessor with on-chip L2 cache controller," in 1997 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 412-413.
16. T. Hirose et al., "A 20nS 4Mb CMOS SRAM with hierarchical word decoding architectue," in 1990 IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 132-133.
17. S. Flannagan et al., "8ns CMOS 64k × 4 and 256k × 1 SRAM's," in 1990 IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 134-135.
18. J. S. Caravella, "A low voltage SRAM for embedded applications," IEEE J. Solid-State Circuits, vol. 32, pp. 428-432, Mar. 1997.
19. A. R, Pelella et al., "A 2ns Access. 500MHz 288Kb SRAM MACRO," in 1996 Symp VLSI Circuits, Dig. Tech. Papers, pp. 128-129.
20. S. Tachibana et al., "A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits," IEEE J. Solid-State Circuits, vol. 30, pp. 487-490, Apr. 1995.
21. S. E. Schuster et al., "A 15-ns CMOS 64K RAM," IEEE J. Solid-State Circuits, vol. 21, pp. 704-711, Oct. 1986
22. H. Nambu et al., "A 1.8ns access, 550MHz 4.5Mb CMOS SRAM," in 1998 IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers. pp. 360-361.
23. M. Shoji, "Elimination of process-dependent clock skew in CMOS VLSI," IEEE J. Solid-State Circuits, vol. 21, pp. 875-880, Oct. 1986.
24. T. Chappell et al., "A 2-ns cycle, 3.8-ns access 512-Kb CMOS ECL SRAM with a fully pipelined architecture," IEEE J. Solid-State Circuits, vol. 26, pp. 1577-1585, Nov. 1991.
25. B. Amrutur and M. Horowitz, "Techniques to reduce power in fast wide memories," in 1994 IEEE Symp. Low Power Electron., Dig. Tech. Papers, pp. 92-93.
26. A. L. Silburt et al., "A 180-MHz 0.8-μm BiCMOS modular memory family of DRAM and mutiport SRAM," IEEE J. Solid State Circuits, vol. 28, pp. 222-231, Mar. 1993.