Temperature- and energy-constrained scheduling in multitasking systems: A model checking approach

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2010, Pages 85-90

  Wang, Weixun ^a   Qin, Xiaoke ^a   Mishra, Prabhat ^a  

^a University of Florida   (United States)

Author keywords

DVS; Low power design; Model checking; Temperature aware

Indexed keywords

DVS; ENERGY-CONSTRAINED; EXTENDED TIMED AUTOMATA; FORMAL TECHNIQUES; FREQUENCY ASSIGNMENT PROBLEM; LOW-POWER DESIGN; MULTITASKING SYSTEMS; ON CHIPS; PSEUDO-BOOLEAN; SEMICONDUCTOR TECHNOLOGY; STATE-SPACE EXPLOSION; SYSTEM DESIGN; THERMAL MANAGEMENT;

DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; FREQUENCY ALLOCATION; MULTITASKING; POWER ELECTRONICS; SEMICONDUCTOR DEVICE MANUFACTURE; VOLTAGE STABILIZING CIRCUITS;

MODEL CHECKING;

EID: 77957932996     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1840845.1840863     Document Type: Conference Paper

References (39)

1. R. Alur et al., A theory of timed automata. Theor. Comput. Sci., 126(2):183-235, 1994.
2. H. Aydin et al., Determining optimal processor speeds for periodic real-time tasks with different power characteristics. ECRTS, 2001.
3. H. Aydin et al., Power-aware scheduling for periodic real-time tasks. IEEE Trans. Comput., 53(5):584-600, 2004.
4. J. Bengtsson et al., Uppaal-a tool suite for automatic verification of real-time systems. DIMACS/SYCON workshop on Hybrid systems III : verification and control, 1996.
5. T. Berthold et al., Nonlinear pseudo-boolean optimization: Relaxation or propagation? SAT, 2009.
6. S. Borkar et al., Parameter variations and impact on circuits and microarchitecture. DAC, 2003.
7. E. Boros et al., Pseudo-boolean optimization. Discrete Appl. Math., 123(1-3):155-225, 2002.
8. J.-J. Chen et al., On the minimization fo the instantaneous temperature for periodic real-time tasks. RTAS, 2007.
9. J.-J. Chen et al., Energy-efficient scheduling for real-time systems on dynamic voltage scaling (dvs) platforms. RTCSA, 2007.
10. M. Chen et al., Efficient decision ordering techniques for SAT-based test generation. DATE, 2010.
11. E. Clarke et al., Model Checking. MIT Press, 1999.
12. M. J. Ellsworth. Chip power density and module cooling technology projections for the current decade. ITHERM, 2004.
13. E. Fersman et al., Timed automata with asynchronous processes: Schedulability and decidability. TACAS, 2002.
14. S. Gunther et al., Managing the impact of increasing microprocessor power consumption. ITJ, 5(1):1-9, 2001.
15. R. Jayaseelan et al., Temperature aware task sequencing and voltage scaling. ICCAD, 2008.
16. R. Jejurikar et al., Energy aware non-preemptive scheduling for hard real-time systems. ECRTS, 2005.
17. R. Jejurikar et al., Leakage aware dynamic voltage scaling for real-time embedded systems. DAC, 2004.
18. Y. Liu et al., Thermal vs energy optimization for dvfs-enabled processors in embedded systems. ISQED, 2007.
19. A. Lungu et al., Multicore power management: Ensuring robustness via early-stage formal verification. MEMOCODE, 2009.
20. S. M. Martin et al., Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. ICCAD, 2002.
21. Marvell. Marvell StrongARM 1100 processor. www.marvell.com.
22. C. Norström et al., Timed automata as task models for event-driven systems. RTCSA, 1999.
23. PBclasp. PBclasp. http://potassco.sourceforge.net/labs.html.
24. X. Qin et al., Synchronized generation of directed tests using satisfiability solving. VLSI Design, 2010.
25. D. Shin et al., Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems. ASP-DAC, 2004.
26. S. Shuklaet et al., A model checking approach to evaluating system level dynamic power management policies for embedded systems. HLDVT, 2001.
27. K. Skadron et al., Temperature-aware computer systems: Opportunities and challenges. IEEE Micro, 23(6):52-61,2003.
28. K. Skadron et al., Temperature-aware microarchitecture: Modeling and implementation. ACM Trans. Archit. Code Optim., 1(1):94-125, 2004.
29. R. Viswanath et al., Thermal performance challenges from silicon to systems. ITJ, 4(3):1-16, 2000.
30. S. Wang et al., Reactive speed control in temperature-constrained real-time systems. ECRTS, 2006.
31. W. Wang et al., Leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in real-time systems. VLSI Design, 2010.
32. W. Wang et al., PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme. DAC, 2010.
33. W. Wang et al., SACR: scheduling-aware cache reconfiguration for real-time embedded systems. VLSI Design, 2009.
34. N. Weste et al., CMOS VLSI Design: A Circuits and Systems Perspective. Addison Wesley, 2004.
35. L.-T. Yeh et al., Thermal Management of Microelectronic Equipment: Heat Transfer Theory, Analysis Methods, and Design Practices. ASME Press, 2002.
36. L. Yuan et al., Alt-dvs: Dynamic voltage scaling with awareness of leakage and temperature for real-time systems. AHS, 2007.
37. S. Zhang et al., Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules. ISLPED, 2007.
38. S. Zhang et al., Approximation algorithm for the temperature aware scheduling problem. ICCAD, 2007.
39. X. Zhong et al., System-wide energy minimization for real-time tasks: Lower bound and approximation. ICCAD,2006.