Thermal vs energy optimization for DVFS-enabled processors in embedded systems

Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007

Volumn , Issue , 2007, Pages 204-209

  Liu, Yongpan ^a   Yang, Huazhong ^a   Dick, Robert P ^b   Wang, Hui ^a   Shang, Li ^c  

^a TSINGHUA UNIVERSITY   (China)

^b NORTHWESTERN UNIVERSITY   (United States)

^c QUEEN S UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; ENERGY UTILIZATION; OPTIMIZATION; PROBLEM SOLVING; VOLTAGE CONTROL;

EMBEDDED SYSTEM DESIGN TIME THERMAL OPTIMIZATION; NONLINEAR PROGRAMMING PROBLEM; REAL TIME CONSTRAINTS; THERMAL EMERGENCIES;

EMBEDDED SYSTEMS;

EID: 34548138839     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2007.158     Document Type: Conference Paper

References (25)

1. "International Technology Roadmap for Semiconductors," 2005, http:// public.itrs.net.
2. "Thermal design power," http://www.cpuheat.wz.cz/html/ IntelPowerConsumption.htm.
3. D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," in Proc. Int. Symp. on High Performance Computer Architecture, Jan. 2001, pp. 171-182.
4. K. Skadron, "Hybrid architectural dynamic thermal management," in Proc. Design, Automation & Test in Europe Conf., mar. 2004.
5. S. Heo, K. Barr, and K. Asanovic, "Reducing power density through activity migration," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 2003, pp. 217-222.
6. J. Srinivasan, et al, "Exploiting structural duplication for life-time reliability enhancement," in Proc. Int. Symp. Computer Architecture, June 2005, pp. 520-531.
7. S. M. Martin, et al., "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 721-725.
8. R. Jejurikar, C. Pereira, and R. Gupta, "Leakage aware dynamic voltage scaling for real-time embedded systems," in Proc. Design Automation Conf., June 2004, pp. 275-280.
9. A. Andrei, et al, "Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems," in IEE Proceedings, Jan. 2005, pp. 28-38.
10. W. P. Liao, L. He, and K. M. Lepak, "Temperature and supply voltage aware performance and power modeling at microarchitecture level," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 7, pp. 1042-1053, July 2005.
11. Y. Zhang, et al, "HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects," Univ. of Virginia, Tech. Rep., May 2003, CS-2003-05.
12. W.-L. Hung, et al., "Thermal-aware task allocation and scheduling for embedded systems," in Proc. Design, Automation & Test in Europe Conf., mar. 2005.
13. G. Paci, et al, "Exploring "temperature-aware design" in low-power mpsocs," in Proc. Design, Automation & Test in Europe Conf., Mar. 2006.
14. W. L. Winston and M. Venkataramanan, Introduction to Mathematical Programming: Applications and Algorithms. 4 edition, Duxbury Press, 2002.
15. A. Chandrakasan, W. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits. IEEE Press, 2001.
16. K. M. Cao, et al., "BSIM4 gate leakage model including source-drain partition," in IEDM Technology Dig., Dec. 2000, pp. 815-818.
17. "ISCAS85 benchmarks suite," http://www.visc.vt.edu/mhsiao/ iscas85. html.
18. F. Zhang, "System-level leakage power modeling methodology," Dept. of Electronics Engg., Tsinghua University," Bachelor's Degree Thesis, July 2006.
19. K. Skadron, et al., "Temperature-aware microarchitecture," in Proc. Int. Symp. Computer Architecture, June 2003, pp. 2-13.
20. Y. Yang, et al., "Adaptive chip-package thermal analysis for synthesis and design," in Proc. Design, Automation, and Test in Europe, Mar. 2006, pp. 844-849.
21. Y P. Liu, et al., "Combining genetic algorithms based task mapping and optimal voltage selection for energy efficient distributed system synthesis," in Proc. Int. Conf. Communications, Circuits and Systems, June 2006, pp. 2074-2078.
22. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in Proc. Int. Wkshp. Hardware/Software Co-Design, Mar. 1998, pp. 97-101.
23. "Intel®pentium™processor extreme edition 955 on 65 nm process," 2006, datasheet.
24. W. Zhao and Y Cao, "New generation of predictive technology model for sub-45nm design exploration," in Proc. Int. Symp. Quality of Electronic Design, Mar. 2006, pp. 585-590.
25. R. Viswanath, et al., "Thermal performance challenges from silicon to systems," Intel Corporation, Tech. Rep., 2000, Intel Technology Journal Q3.