Temperature aware task sequencing and voltage scaling

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 618-623

  Jayaseelan, Ramkumar ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

EXPERIMENTAL EVALUATIONS; FEATURE SIZES; ITERATIVE ALGORITHMS; LARGE RANGES; ON CHIPS; OPTIMAL SOLUTIONS; PEAK TEMPERATURES; SYSTEM DESIGNS; TASK SEQUENCES; TASK SEQUENCING; TEMPERATURE MANAGEMENTS; THERMAL PROFILES; TIMING CONSTRAINTS; VOLTAGE SCALING;

HEURISTIC METHODS; INTEGRATED CIRCUITS; TIME MEASUREMENT; TIMING CIRCUITS;

COMPUTER AIDED DESIGN;

EID: 57849136454     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681641     Document Type: Conference Paper

References (22)

1. ARM Cortex A8 Processor. http://www.arm.com/products/CPUs/ARM-Cortex-A8. html.
2. Failure mechanisms and models for semiconductor devices. JEDEC publication JEP122C. http://www.jedec.org.
3. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2), 2002.
4. S. Borkar. Design Challenges of Technology Scaling. IEEE Micro, 19(4), 1999.
5. D. Brooks and M. Martonosi. Dynamic Thermal Management for High-Performance Microprocessors. In HPCA, 2001.
6. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-level Power Analysis and Optimizations. In ISCA, 2000.
7. T. Chantem, R. P. Dick, and X. S. Hu. Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs. In DATE, 2008.
8. S. Dropsho et al. Managing static leakage energy in microprocessor functional units. In MICRO, 2002.
9. K. Flautner et al. Drowsy caches: Simple techniques for reducing leakage power. In ISCA, 2002.
10. M. Gomaa, M. D. Powell, and T. N. Vijaykumar. Heat-and-Run: Leveraging SMT and CMP to manage power density through the operating system. In ASPLOS, 2004.
11. S. Gunther et al. Managing the Impact of Increasing Microprocessor Power Consumption. Intel Technology Journal, 2001.
12. M. R. Guthausch et al. Mibench: A free, commercially representative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization, 2001.
13. W. Huang et al. An improved block-based thermal model in HotSpot 4.0 with granularity considerations. In Workshop on Duplicating, Deconstructing, and Debunking, 2007.
14. A. Kumar et al. HybDTM: A Coordinated Hardware-Software Approach for Dynamic Thermal Management. In DAC, 2006.
15. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems. In MICRO, 1997.
16. Y. Liu et al. Thermal vs energy optimization for DVFS-enabled processors in embedded systems. In ISQED, 2007.
17. R. Rao et al. An optimal analytical solution for processor speed control with thermal constraints. In ISLPED, 2006.
18. M. T. Schmitz, B. M. Al-Hashimi, and P. Eles. Iterative schedule optimization for voltage scalable distributed embedded systems. ACM Transactions on Embedded Computing Systems, 3(1), 2004.
19. K. Skadron et al. Temperature-aware Microarchitecture: Modeling and Implementation. ACM TACO, 1(1), 2004.
20. G. Strang, Introduction to Linear Algebra. Wellesley Cambridge Press, 1993.
21. Y. Xie and W. L. Hung. Temperature-aware task allocation and scheduling for embedded multiprocessor systems-on-chip (MPSoC) design. Journal of VLSI Signal Processing Systems, 45(3), 2006.
22. S. Zhang and K. S. Chatha. Approximation algorithm for the temperature-aware scheduling problem. In ICCAD, 2007.