A new low-power soft-error tolerant SRAM cell

Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010

Volumn , Issue , 2010, Pages 399-404

  Axelos, Nicholas ^a   Pekmestzit, Kiamal ^a   Moschopoulos, Nikolaos ^a  

^a NATIONAL TECHNICAL UNIVERSITY OF ATHENS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

6T-CELL; 6T-SRAM; 90 NM TECHNOLOGY; CMOS TECHNOLOGY; ERROR TOLERANT; GUARD-GATES; LOW POWER; SOFT ERROR; SRAM CELL; STATIC POWER CONSUMPTION;

CMOS INTEGRATED CIRCUITS;

STATIC RANDOM ACCESS STORAGE;

EID: 77957904179     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2010.83     Document Type: Conference Paper

References (29)

1. R. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," Device and Materials Reliability, IEEE Transactions on, vol. 5, no. 3, pp. 305-316, Sep. 2005.
2. C. Slayman, "Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations," Device and Materials Reliability, IEEE Transactions on, vol. 5, no. 3, pp. 397-404, Sep. 2005.
3. P. Samudrala, J. Ramos, and S. Katkoori, "Selective triple modular redundancy (stmr) based single-event upset (seu) tolerant synthesis for fpgas," Nuclear Science, IEEE Transactions on, vol. 51, no. 5, pp. 2957-2969, Oct. 2004.
4. K. Morgan, D. McMurtrey, B. Pratt, and M. Wirthlin, "A comparison of tmr with alternative fault-tolerant design techniques for fpgas," Nuclear Science, IEEE Transactions on, vol. 54, no. 6, pp. 2065-2072, Dec. 2007.
5. J. Teifel, "Self-voting dual-modular-redundancy circuits for single-eventtransient mitigation," Nuclear Science, IEEE Transactions on, vol. 55, no. 6, pp. 3435-3439, dec. 2008.
6. D. Bessot and R. Velazco, "Design of seu-hardened cmos memory cells: the hit cell," in Radiation and its Effects on Components and Systems, Second European Conference on, Sep. 1993, pp. 563-570.
7. R. Velazco, D. Bessot, S. Duzellier, R. Ecoffet, and R. Koga, "Two cmos memory cells suitable for the design of seu-tolerant vlsi circuits," Nuclear Science, IEEE Transactions on, vol. 41, no. 6, pp. 2229-2234, Dec. 1994.
8. T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron cmos technology," Nuclear Science, IEEE Transactions on, vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
9. S. Mitra, M. Zhang, N. Seifert, T. Mak, and K. S. Kim, "Built-in soft error resilience for robust system design," in Integrated Circuit Design and Technology, IEEE Intl. Conference on, Jun. 2007, pp. 1-6.
10. W. Wang, "Rc hardened fpga configuration sram cell design," Electronics Letters, vol. 40, no. 9, pp. 525-526, Apr. 2004.
11. Y. Shiyanovskii, F. Wolff, and C. Papachristou, "Sram cell design protected from seu upsets," in On-Line Testing Symposium, 14th IEEE Intl., Jul. 2008, pp. 169-170.
12. A. Balasubramanian, B. Bhuva, J. Black, and L. Massengill, "Rhbd techniques for mitigating effects of single-event hits using guard-gates," Nuclear Science, IEEE Transactions on, vol. 52, no. 6, pp. 2531-2535, Dec. 2005.
13. M. C. Casey, B. L. Bhuva, J. D. Black, L. W. Massengill, O. A. Amusan, and A. F. Witulski, "Single-event tolerant latch using cascode-voltage switch logic gates," Nuclear Science, IEEE Transactions on, vol. 53, no. 6, pp. 3386-3391, Dec. 2006.
14. H. Puchner, D. Radaelli, and A. Chatila, "Alpha-particle seu performance of sram with triple well," Nuclear Science, IEEE Transactions on, vol. 51, no. 6, pp. 3525-3528, Dec. 2004.
15. T. Roy, A. Witulski, R. Schrimpf, M. Alles, and L. Massengill, "Single event mechanisms in 90nm triple-well cmos devices," Nuclear Science, IEEE Transactions on, vol. 55, no. 6, pp. 2948-2956, Dec. 2008.
16. P. Roche, G. Gasiot, K. Forbes, V. O'Sullivan, and V. Ferlet, "Comparisons of soft error rate for srams in commercial soi and bulk below the 130-nm technology node," Nuclear Science, IEEE Transactions on, vol. 50, no. 6, pp. 2046-2054, Dec. 2003.
17. D. Radaelli, H. Puchner, S. Wong, and S. Daniel, "Investigation of multibit upsets in a 150 nm technology sram device," Nuclear Science, IEEE Transactions on, vol. 52, no. 6, pp. 2433-2437, Dec. 2005.
18. F. Ruckerbauer and G. Georgakos, "Soft error rates in 65nm sramsanalysis of new phenomena," in On-Line Testing Symposium, 13th IEEE Intl., Jul. 2007, pp. 203-204.
19. V. Degalahal, N. Vijaykrishnan, and M. Irwin, "Analyzing soft errors in leakage optimized sram design," in VLSI Design, 16th Intl. Conference on, Jan. 2003, pp. 227-233.
20. S. Yang, W. Wolf, W. Wang, N. Vijaykrishnan, and Y. Xie, "Lowleakage robust sram cell design for sub-100nm technologies," in Design Automation Conference, Asia and South Pacific, vol. 1, Jan. 2005, pp. 539-544.
21. S. Jahinuzzaman, D. Rennie, and M. Sachdev, "A soft error tolerant 10t sram bit-cell with differential read capability," Nuclear Science, IEEE Transactions on, vol. 56, no. 6, pp. 3768-3773, Dec. 2009.
22. Berkeley predictive technology model (ptm). [Online]. Available: http://ptm.asu.edu
23. H. Weaver, J. Browning, B. Shafer, and J. Fu, "Experimental determination of time constants for ion-induced transients in static memories," Electron Devices, IEEE Transactions on, vol. 35, no. 7, pp. 1116-1119, Jul. 1988.
24. P. Hazucha and C. Svensson, "Impact of cmos technology scaling on the atmospheric neutron soft error rate," Nuclear Science, IEEE Transactions on, vol. 47, no. 6, pp. 2586-2594, Dec. 2000.
25. P. Dodd and L. Massengill, "Basic mechanisms and modeling of single-event upset in digital microelectronics," Nuclear Science, IEEE Transactions on, vol. 50, no. 3, pp. 583-602, Jun. 2003.
26. R. Naseer, Y. Boulghassoul, J. Draper, S. DasGupta, and A. Witulski, "Critical charge characterization for soft error rate modeling in 90nm sram," in Circuits and Systems, IEEE Intl. Symposium on, May 2007, pp. 1879-1882.
27. G. C. Messenger, "Collection of charge on junction nodes from ion tracks," Nuclear Science, IEEE Transactions on, vol. 29, no. 6, pp. 2024-2031, Dec. 1982.
28. P. Roche, J. Palau, G. Bruguier, C. Tavernier, R. Ecoffet, and J. Gasiot, "Determination of key parameters for seu occurrence using 3-d full cell sram simulations," Nuclear Science, IEEE Transactions on, vol. 46, no. 6, pp. 1354-1362, Dec. 1999.
29. T. Heijmen, D. Giot, and P. Roche, "Factors that impact the critical charge of memory elements," in On-Line Testing Symposium, 12th IEEE Intl., 2006, pp. 6 pp.-.