-
1
-
-
0035708531
-
Polynomial circuit models for component matching in high-level synthesis
-
Dec
-
J. Smith and G. De Micheli, "Polynomial circuit models for component matching in high-level synthesis," IEEE Trans. Very Large Scale Integr. Syst., vol.9, no.6, pp. 783-800, Dec. 2001.
-
(2001)
IEEE Trans. Very Large Scale Integr. Syst., vol.
, vol.9
, Issue.6
, pp. 783-800
-
-
Smith, J.1
De Micheli, G.2
-
2
-
-
65349155261
-
A formal approach for debugging arithmetic circuits
-
May
-
O. Sarbishei, M. Tabandeh, B. Alizadeh, and M. Fujita, "A formal approach for debugging arithmetic circuits," IEEE Trans. Comput.- Aided Design Integr. Circuits Syst., vol.28, no.5, pp. 742-754, May 2009.
-
(2009)
IEEE Trans. Comput.- Aided Design Integr. Circuits Syst.
, vol.28
, Issue.5
, pp. 742-754
-
-
Sarbishei, O.1
Tabandeh, M.2
Alizadeh, B.3
Fujita, M.4
-
3
-
-
0032284367
-
Fixed-point error analysis and word length optimization of 8 × 8 IDCT
-
Dec
-
S. Kim and W. Sung, "Fixed-point error analysis and word length optimization of 8 × 8 IDCT," IEEE Trans. Circuits Syst. Video Tech., vol.8, no.8, pp. 935-940, Dec. 1998.
-
(1998)
IEEE Trans. Circuits Syst. Video Tech.
, vol.8
, Issue.8
, pp. 935-940
-
-
Kim, S.1
Sung, W.2
-
4
-
-
0035424364
-
Combined word-length optimization and highlevel synthesis of digital signal processing systems
-
Aug
-
K. Kum and W. Sung, "Combined word-length optimization and highlevel synthesis of digital signal processing systems," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.20, no.8, pp. 921-930, Aug. 2001.
-
(2001)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
, vol.20
, Issue.8
, pp. 921-930
-
-
Kum, K.1
Sung, W.2
-
5
-
-
0030706527
-
System level fixed-point design based on an interpolative approach
-
M. Willems, V. Bürgens, H. Keding, T. Grötker, and H. Meyr, "System level fixed-point design based on an interpolative approach," in Proc. Design Autom. Conf., 1997, pp. 293-298.
-
(1997)
Proc. Design Autom. Conf.
, pp. 293-298
-
-
Willems, M.1
Bürgens, V.2
Keding, H.3
Grötker, T.4
Meyr, H.5
-
6
-
-
18644365243
-
Unifying bit-width optimisation for fixed-point and floating-point designs
-
A. Gaffar, O. Mencer, W. Luk, and P. Cheung, "Unifying bit-width optimisation for fixed-point and floating-point designs," in Proc. IEEE Symp. FCCM, 2004, pp. 79-88.
-
(2004)
Proc. IEEE Symp. FCCM
, pp. 79-88
-
-
Gaffar, A.1
Mencer, O.2
Luk, W.3
Cheung, P.4
-
7
-
-
4444353565
-
Automated fixed-point data-type optimization tool for signal processing and communication systems
-
C. Shi and R. Brodersen, "Automated fixed-point data-type optimization tool for signal processing and communication systems," in Proc. Design Automat. Conf., 2004, pp. 478-483.
-
(2004)
Proc. Design Automat. Conf.
, pp. 478-483
-
-
Shi, C.1
Brodersen, R.2
-
8
-
-
84893664852
-
Precision and error analysis of MATLAB applications during automated synthesis for FPGAs
-
A. Nayak, M. Haldar, A. Choudhary, and P. Banerjee, "Precision and error analysis of MATLAB applications during automated synthesis for FPGAs," in Proc. DATE, 2001, pp. 722-728.
-
(2001)
Proc. DATE
, pp. 722-728
-
-
Nayak, A.1
Haldar, M.2
Choudhary, A.3
Banerjee, P.4
-
9
-
-
0348040126
-
Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs
-
C. Fang, R. Rutenbar, and T. Chen, "Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs," in Proc. ICCAD, 2003, pp. 275-282.
-
(2003)
Proc. ICCAD
, pp. 275-282
-
-
Fang, C.1
Rutenbar, R.2
Chen, T.3
-
10
-
-
77954914850
-
An automated, efficient and static bit-width optimization methodology toward maximum bit-width-to-error tradeoff with affine model
-
Jan. 24-27
-
Y. Pu and Y. Ha, "An automated, efficient and static bit-width optimization methodology toward maximum bit-width-to-error tradeoff with affine model," in Proc. Asia South Pacific Design Automat. Conf., Jan. 24-27, 2006. p. 6.
-
(2006)
Proc. Asia South Pacific Design Automat. Conf.
, pp. 6
-
-
Pu, Y.1
Ha, Y.2
-
11
-
-
33748288306
-
Accuracy-guaranteed bit-width optimization
-
Oct
-
D.-U. Lee, A. Gaffar, R. C. C. Cheung, O. Mencer, W. Luk, and G. Constatinides, "Accuracy-guaranteed bit-width optimization," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.25, no.10, pp. 1990-2000, Oct. 2006.
-
(2006)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
, vol.25
, Issue.10
, pp. 1990-2000
-
-
Lee, D.-U.1
Gaffar, A.2
Cheung, R.C.C.3
Mencer, O.4
Luk, W.5
Constatinides, G.6
-
12
-
-
50149084061
-
Instrumented multi-stage word-length optimization
-
Dec
-
W. G. Osborne, J. Coutinho, R. Cheung, W. Luk, and O. Mencer, "Instrumented multi-stage word-length optimization," in Proc. Field- Program. Technol., Dec. 2007, pp. 89-96.
-
(2007)
Proc. Field- Program. Technol.
, pp. 89-96
-
-
Osborne, W.G.1
Coutinho, J.2
Cheung, R.3
Luk, W.4
Mencer, O.5
-
13
-
-
10044286304
-
Interval arithmetic, affine arithmetic, Taylor series methods: Why, what next?
-
N. S. Nedialkov, V. Kreinovich, and S. A. Starks, "Interval arithmetic, affine arithmetic, Taylor series methods: Why, what next?" Numerical Algorithms, vol.37, nos. 1-4, pp. 325-336, 2004.
-
(2004)
Numerical Algorithms
, vol.37
, Issue.1-4
, pp. 325-336
-
-
Nedialkov, N.S.1
Kreinovich, V.2
Starks, S.A.3
-
14
-
-
0142054116
-
Wordlength optimization for linear digital signal processing
-
Oct
-
G. Constantinides, P. Cheung, and W. Luk, "Wordlength optimization for linear digital signal processing," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.22, no.10, pp. 1432-1442, Oct. 2003.
-
(2003)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
, vol.22
, Issue.10
, pp. 1432-1442
-
-
Constantinides, G.1
Cheung, P.2
Luk, W.3
-
15
-
-
35148853783
-
Optimization of polynomial datapaths using finite ring algebra
-
Sep
-
S. Gopalakrishnan and P. Kalla, "Optimization of polynomial datapaths using finite ring algebra," ACM Trans. Design Automat. Electron. Syst., vol.12, no.4, pp. 1-49, Sep. 2007.
-
(2007)
ACM Trans. Design Automat. Electron. Syst.
, vol.12
, Issue.4
, pp. 1-49
-
-
Gopalakrishnan, S.1
Kalla, P.2
-
16
-
-
51549118541
-
Symbolic noise analysis approach to computational hardware optimization
-
Jun
-
A. Ahmadi and M. Zwolinski, "Symbolic noise analysis approach to computational hardware optimization," in Proc. 45th ACM/IEEE DAC, vols. 8-13. Jun. 2008, pp. 391-396.
-
(2008)
Proc. 45th ACM/IEEE DAC
, vol.8-13
, pp. 391-396
-
-
Ahmadi, A.1
Zwolinski, M.2
-
17
-
-
70350068407
-
Finite precision bit-width allocation using SAT-modulo theory
-
Apr. 20-24
-
A. Kinsman and N. Nicolici, "Finite precision bit-width allocation using SAT-modulo theory," in Proc. DATE Conf. Exhibit., Apr. 20-24, 2009, pp. 1106-1111.
-
(2009)
Proc. DATE Conf. Exhibit.
, pp. 1106-1111
-
-
Kinsman, A.1
Nicolici, N.2
-
18
-
-
30344472982
-
Optimizing hardware function evaluation
-
Dec
-
D.-U. Lee, A.A. Gaffar, O. Mencer, and W. Luk, "Optimizing hardware function evaluation," IEEE Trans. Comput., vol.54, no.12, pp. 1520- 1531, Dec. 2005.
-
(2005)
IEEE Trans. Comput.
, vol.54
, Issue.12
, pp. 1520-1531
-
-
Lee, D.-U.1
Gaffar, A.A.2
Mencer, O.3
Luk, W.4
-
19
-
-
34047094903
-
A bit-width optimization methodology for polynomial-based function evaluation
-
Apr
-
D. Lee and J. D. Villasenor, "A bit-width optimization methodology for polynomial-based function evaluation," IEEE Trans. Comput., vol.56, no.4, pp. 567-571, Apr. 2007.
-
(2007)
IEEE Trans. Comput.
, vol.56
, Issue.4
, pp. 567-571
-
-
Lee, D.1
Villasenor, J.D.2
-
20
-
-
33744725906
-
Arithmetic transforms for compositions of sequential and imprecise datapaths
-
Jul
-
K. Radecka and Z. Zilic, "Arithmetic transforms for compositions of sequential and imprecise datapaths," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.25, no.7, pp. 1382-1391, Jul. 2006.
-
(2006)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
, vol.25
, Issue.7
, pp. 1382-1391
-
-
Radecka, K.1
Zilic, Z.2
-
21
-
-
47349129132
-
Arithmetic transforms of imprecise datapaths by Taylor series conversion
-
P. Yu, K. Radecka, and Z. Zilic, "Arithmetic transforms of imprecise datapaths by Taylor series conversion," in Proc. IEEE ICECS, 2006, pp. 696-699.
-
(2006)
Proc. IEEE ICECS
, pp. 696-699
-
-
Yu, P.1
Radecka, K.2
Zilic, Z.3
-
22
-
-
0032302589
-
Accuracy sensitive word-length selection for algorithm optimization
-
S. Wadekar and A. Parker, "Accuracy sensitive word-length selection for algorithm optimization," in Proc. IEEE Int. Conf. Computer Design, 1998, pp. 54-61.
-
(1998)
Proc. IEEE Int. Conf. Computer Design
, pp. 54-61
-
-
Wadekar, S.1
Parker, A.2
-
23
-
-
84893583517
-
A methodology and design environment for DSP ASIC fixed point refinement
-
R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens, "A methodology and design environment for DSP ASIC fixed point refinement," in Proc. ACM/IEEE DATE, 1999, pp. 271-276.
-
(1999)
Proc. ACM/IEEE DATE
, pp. 271-276
-
-
Cmar, R.1
Rijnders, L.2
Schaumont, P.3
Vernalde, S.4
Bolsens, I.5
-
26
-
-
51549110020
-
Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform
-
Jun
-
Y. Pang, K. Radecka, "Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform," in Proc. 45th ACM/IEEE DAC, Jun. 2008, pp. 397-402.
-
(2008)
Proc. 45th ACM/IEEE DAC
, pp. 397-402
-
-
Pang, Y.1
Radecka, K.2
-
27
-
-
27944449668
-
Automatic evaluation of the accuracy of fixed-point algorithms
-
D. Menard and O. Sentieys, "Automatic evaluation of the accuracy of fixed-point algorithms," in Proc. ACM/IEEE DATE Conf., 2002, pp. 1530-1591.
-
(2002)
Proc. ACM/IEEE DATE Conf.
, pp. 1530-1591
-
-
Menard, D.1
Sentieys, O.2
-
28
-
-
0029502362
-
Fixed-point optimization utility for C and C++ based digital signal processing programs
-
Nov
-
S. Kim, K. Kum, and W. Sung, "Fixed-point optimization utility for C and C++ based digital signal processing programs," in Proc. Workshop VLSI Signal Process., Nov. 1995, pp. 197-206.
-
(1995)
Proc. Workshop VLSI Signal Process.
, pp. 197-206
-
-
Kim, S.1
Kum, K.2
Sung, W.3
-
29
-
-
0029511054
-
Simulation-based word-length optimization method for fixed-point digital signal processing systems
-
Dec
-
W. Sung and K. I. Kum, "Simulation-based word-length optimization method for fixed-point digital signal processing systems," IEEE Trans. Signal Process., vol.43, no.12, pp. 3087-3090, Dec. 1995.
-
(1995)
IEEE Trans. Signal Process.
, vol.43
, Issue.12
, pp. 3087-3090
-
-
Sung, W.1
Kum, K.I.2
-
30
-
-
0030146360
-
Efficient hardware optimization algorithm for fixed point digital signal processing ASIC design
-
May
-
J.-I. Choi, H.-S. Jun, and S.-Y. Hwang, "Efficient hardware optimization algorithm for fixed point digital signal processing ASIC design," Inst. Elect. Eng. Electron. Lett., vol.32, no.11, pp. 992-994, May 1996.
-
(1996)
Inst. Elect. Eng. Electron. Lett.
, vol.32
, Issue.11
, pp. 992-994
-
-
Choi, J.-I.1
Jun, H.-S.2
Hwang, S.-Y.3
-
31
-
-
0036286912
-
A comparison of automatic word length optimization procedures
-
M. A. Cantin, Y. Savaria, and P. Lavoie, "A comparison of automatic word length optimization procedures," in Proc. IEEE Int. Symp. Circuits Syst., vol.2. 2002, pp. 612-615.
-
(2002)
Proc. IEEE Int. Symp. Circuits Syst.
, vol.2
, pp. 612-615
-
-
Cantin, M.A.1
Savaria, Y.2
Lavoie, P.3
-
32
-
-
33645689644
-
Wordlength optimization using sensitivity information
-
Jan
-
K. Han and B. L. Evans, "Wordlength optimization using sensitivity information," EURASIP J. Appl. Signal Process. Spec. Issue Design Methods DSP Syst., vol.2006, no. 5, pp. 1-14, Jan. 2006.
-
(2006)
EURASIP J. Appl. Signal Process. Spec. Issue Design Methods DSP Syst.
, vol.2006
, Issue.5
, pp. 1-14
-
-
Han, K.1
Evans, B.L.2
|