메뉴 건너뛰기




Volumn 29, Issue 8, 2010, Pages 1177-1190

Optimization of imprecise circuits represented by taylor series and real-valued polynomials

Author keywords

Arithmetic imprecision; arithmetic transform; fixed point arithmetic; optimization; polynomials; Taylor series

Indexed keywords

AREA COST; ARITHMETIC CIRCUIT; ARITHMETIC TRANSFORM; BRANCH AND BOUNDS; ERROR BOUND; FIXED POINT ARITHMETIC; FIXED-POINT IMPLEMENTATION; FUNCTION APPROXIMATION; OPTIMIZATION ALGORITHMS; PRECISION ANALYSIS; PRECISION PARAMETER; REAL APPLICATIONS; REAL-VALUED REPRESENTATIONS; SEARCH ALGORITHMS; WORD LENGTH;

EID: 77954943594     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2049154     Document Type: Article
Times cited : (33)

References (32)
  • 1
    • 0035708531 scopus 로고    scopus 로고
    • Polynomial circuit models for component matching in high-level synthesis
    • Dec
    • J. Smith and G. De Micheli, "Polynomial circuit models for component matching in high-level synthesis," IEEE Trans. Very Large Scale Integr. Syst., vol.9, no.6, pp. 783-800, Dec. 2001.
    • (2001) IEEE Trans. Very Large Scale Integr. Syst., vol. , vol.9 , Issue.6 , pp. 783-800
    • Smith, J.1    De Micheli, G.2
  • 3
    • 0032284367 scopus 로고    scopus 로고
    • Fixed-point error analysis and word length optimization of 8 × 8 IDCT
    • Dec
    • S. Kim and W. Sung, "Fixed-point error analysis and word length optimization of 8 × 8 IDCT," IEEE Trans. Circuits Syst. Video Tech., vol.8, no.8, pp. 935-940, Dec. 1998.
    • (1998) IEEE Trans. Circuits Syst. Video Tech. , vol.8 , Issue.8 , pp. 935-940
    • Kim, S.1    Sung, W.2
  • 4
    • 0035424364 scopus 로고    scopus 로고
    • Combined word-length optimization and highlevel synthesis of digital signal processing systems
    • Aug
    • K. Kum and W. Sung, "Combined word-length optimization and highlevel synthesis of digital signal processing systems," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.20, no.8, pp. 921-930, Aug. 2001.
    • (2001) IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. , vol.20 , Issue.8 , pp. 921-930
    • Kum, K.1    Sung, W.2
  • 6
    • 18644365243 scopus 로고    scopus 로고
    • Unifying bit-width optimisation for fixed-point and floating-point designs
    • A. Gaffar, O. Mencer, W. Luk, and P. Cheung, "Unifying bit-width optimisation for fixed-point and floating-point designs," in Proc. IEEE Symp. FCCM, 2004, pp. 79-88.
    • (2004) Proc. IEEE Symp. FCCM , pp. 79-88
    • Gaffar, A.1    Mencer, O.2    Luk, W.3    Cheung, P.4
  • 7
    • 4444353565 scopus 로고    scopus 로고
    • Automated fixed-point data-type optimization tool for signal processing and communication systems
    • C. Shi and R. Brodersen, "Automated fixed-point data-type optimization tool for signal processing and communication systems," in Proc. Design Automat. Conf., 2004, pp. 478-483.
    • (2004) Proc. Design Automat. Conf. , pp. 478-483
    • Shi, C.1    Brodersen, R.2
  • 8
    • 84893664852 scopus 로고    scopus 로고
    • Precision and error analysis of MATLAB applications during automated synthesis for FPGAs
    • A. Nayak, M. Haldar, A. Choudhary, and P. Banerjee, "Precision and error analysis of MATLAB applications during automated synthesis for FPGAs," in Proc. DATE, 2001, pp. 722-728.
    • (2001) Proc. DATE , pp. 722-728
    • Nayak, A.1    Haldar, M.2    Choudhary, A.3    Banerjee, P.4
  • 9
    • 0348040126 scopus 로고    scopus 로고
    • Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs
    • C. Fang, R. Rutenbar, and T. Chen, "Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs," in Proc. ICCAD, 2003, pp. 275-282.
    • (2003) Proc. ICCAD , pp. 275-282
    • Fang, C.1    Rutenbar, R.2    Chen, T.3
  • 10
    • 77954914850 scopus 로고    scopus 로고
    • An automated, efficient and static bit-width optimization methodology toward maximum bit-width-to-error tradeoff with affine model
    • Jan. 24-27
    • Y. Pu and Y. Ha, "An automated, efficient and static bit-width optimization methodology toward maximum bit-width-to-error tradeoff with affine model," in Proc. Asia South Pacific Design Automat. Conf., Jan. 24-27, 2006. p. 6.
    • (2006) Proc. Asia South Pacific Design Automat. Conf. , pp. 6
    • Pu, Y.1    Ha, Y.2
  • 13
    • 10044286304 scopus 로고    scopus 로고
    • Interval arithmetic, affine arithmetic, Taylor series methods: Why, what next?
    • N. S. Nedialkov, V. Kreinovich, and S. A. Starks, "Interval arithmetic, affine arithmetic, Taylor series methods: Why, what next?" Numerical Algorithms, vol.37, nos. 1-4, pp. 325-336, 2004.
    • (2004) Numerical Algorithms , vol.37 , Issue.1-4 , pp. 325-336
    • Nedialkov, N.S.1    Kreinovich, V.2    Starks, S.A.3
  • 15
    • 35148853783 scopus 로고    scopus 로고
    • Optimization of polynomial datapaths using finite ring algebra
    • Sep
    • S. Gopalakrishnan and P. Kalla, "Optimization of polynomial datapaths using finite ring algebra," ACM Trans. Design Automat. Electron. Syst., vol.12, no.4, pp. 1-49, Sep. 2007.
    • (2007) ACM Trans. Design Automat. Electron. Syst. , vol.12 , Issue.4 , pp. 1-49
    • Gopalakrishnan, S.1    Kalla, P.2
  • 16
    • 51549118541 scopus 로고    scopus 로고
    • Symbolic noise analysis approach to computational hardware optimization
    • Jun
    • A. Ahmadi and M. Zwolinski, "Symbolic noise analysis approach to computational hardware optimization," in Proc. 45th ACM/IEEE DAC, vols. 8-13. Jun. 2008, pp. 391-396.
    • (2008) Proc. 45th ACM/IEEE DAC , vol.8-13 , pp. 391-396
    • Ahmadi, A.1    Zwolinski, M.2
  • 17
    • 70350068407 scopus 로고    scopus 로고
    • Finite precision bit-width allocation using SAT-modulo theory
    • Apr. 20-24
    • A. Kinsman and N. Nicolici, "Finite precision bit-width allocation using SAT-modulo theory," in Proc. DATE Conf. Exhibit., Apr. 20-24, 2009, pp. 1106-1111.
    • (2009) Proc. DATE Conf. Exhibit. , pp. 1106-1111
    • Kinsman, A.1    Nicolici, N.2
  • 18
    • 30344472982 scopus 로고    scopus 로고
    • Optimizing hardware function evaluation
    • Dec
    • D.-U. Lee, A.A. Gaffar, O. Mencer, and W. Luk, "Optimizing hardware function evaluation," IEEE Trans. Comput., vol.54, no.12, pp. 1520- 1531, Dec. 2005.
    • (2005) IEEE Trans. Comput. , vol.54 , Issue.12 , pp. 1520-1531
    • Lee, D.-U.1    Gaffar, A.A.2    Mencer, O.3    Luk, W.4
  • 19
    • 34047094903 scopus 로고    scopus 로고
    • A bit-width optimization methodology for polynomial-based function evaluation
    • Apr
    • D. Lee and J. D. Villasenor, "A bit-width optimization methodology for polynomial-based function evaluation," IEEE Trans. Comput., vol.56, no.4, pp. 567-571, Apr. 2007.
    • (2007) IEEE Trans. Comput. , vol.56 , Issue.4 , pp. 567-571
    • Lee, D.1    Villasenor, J.D.2
  • 20
    • 33744725906 scopus 로고    scopus 로고
    • Arithmetic transforms for compositions of sequential and imprecise datapaths
    • Jul
    • K. Radecka and Z. Zilic, "Arithmetic transforms for compositions of sequential and imprecise datapaths," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.25, no.7, pp. 1382-1391, Jul. 2006.
    • (2006) IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. , vol.25 , Issue.7 , pp. 1382-1391
    • Radecka, K.1    Zilic, Z.2
  • 21
    • 47349129132 scopus 로고    scopus 로고
    • Arithmetic transforms of imprecise datapaths by Taylor series conversion
    • P. Yu, K. Radecka, and Z. Zilic, "Arithmetic transforms of imprecise datapaths by Taylor series conversion," in Proc. IEEE ICECS, 2006, pp. 696-699.
    • (2006) Proc. IEEE ICECS , pp. 696-699
    • Yu, P.1    Radecka, K.2    Zilic, Z.3
  • 22
    • 0032302589 scopus 로고    scopus 로고
    • Accuracy sensitive word-length selection for algorithm optimization
    • S. Wadekar and A. Parker, "Accuracy sensitive word-length selection for algorithm optimization," in Proc. IEEE Int. Conf. Computer Design, 1998, pp. 54-61.
    • (1998) Proc. IEEE Int. Conf. Computer Design , pp. 54-61
    • Wadekar, S.1    Parker, A.2
  • 24
    • 0036907028 scopus 로고    scopus 로고
    • Specifying and verifying imprecise circuits by arithmetic transforms
    • K. Radecka and Z. Zilic, "Specifying and verifying imprecise circuits by arithmetic transforms," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, 2002, pp. 128-131.
    • (2002) Proc. IEEE/ACM Int. Conf. Comput.-Aided Design , pp. 128-131
    • Radecka, K.1    Zilic, Z.2
  • 26
    • 51549110020 scopus 로고    scopus 로고
    • Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform
    • Jun
    • Y. Pang, K. Radecka, "Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform," in Proc. 45th ACM/IEEE DAC, Jun. 2008, pp. 397-402.
    • (2008) Proc. 45th ACM/IEEE DAC , pp. 397-402
    • Pang, Y.1    Radecka, K.2
  • 27
    • 27944449668 scopus 로고    scopus 로고
    • Automatic evaluation of the accuracy of fixed-point algorithms
    • D. Menard and O. Sentieys, "Automatic evaluation of the accuracy of fixed-point algorithms," in Proc. ACM/IEEE DATE Conf., 2002, pp. 1530-1591.
    • (2002) Proc. ACM/IEEE DATE Conf. , pp. 1530-1591
    • Menard, D.1    Sentieys, O.2
  • 28
    • 0029502362 scopus 로고
    • Fixed-point optimization utility for C and C++ based digital signal processing programs
    • Nov
    • S. Kim, K. Kum, and W. Sung, "Fixed-point optimization utility for C and C++ based digital signal processing programs," in Proc. Workshop VLSI Signal Process., Nov. 1995, pp. 197-206.
    • (1995) Proc. Workshop VLSI Signal Process. , pp. 197-206
    • Kim, S.1    Kum, K.2    Sung, W.3
  • 29
    • 0029511054 scopus 로고
    • Simulation-based word-length optimization method for fixed-point digital signal processing systems
    • Dec
    • W. Sung and K. I. Kum, "Simulation-based word-length optimization method for fixed-point digital signal processing systems," IEEE Trans. Signal Process., vol.43, no.12, pp. 3087-3090, Dec. 1995.
    • (1995) IEEE Trans. Signal Process. , vol.43 , Issue.12 , pp. 3087-3090
    • Sung, W.1    Kum, K.I.2
  • 30
    • 0030146360 scopus 로고    scopus 로고
    • Efficient hardware optimization algorithm for fixed point digital signal processing ASIC design
    • May
    • J.-I. Choi, H.-S. Jun, and S.-Y. Hwang, "Efficient hardware optimization algorithm for fixed point digital signal processing ASIC design," Inst. Elect. Eng. Electron. Lett., vol.32, no.11, pp. 992-994, May 1996.
    • (1996) Inst. Elect. Eng. Electron. Lett. , vol.32 , Issue.11 , pp. 992-994
    • Choi, J.-I.1    Jun, H.-S.2    Hwang, S.-Y.3
  • 31


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.