Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through Arithmetic Transform

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 397-402

  Pang, Yu ^a   Radecka, Katarzyna ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

DSP circuit synthesis; Error analysis; Optimization; Taylor Series

Indexed keywords

COMPUTER AIDED DESIGN; DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; OPTIMIZATION; POLYNOMIAL APPROXIMATION; SYSTEMS ANALYSIS;

ARITHMETIC TRANSFORM; DSP CIRCUIT SYNTHESIS; ERROR ANALYSIS; TAYLOR SERIES;

MATHEMATICAL TRANSFORMATIONS;

EID: 51549110020     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555850     Document Type: Conference Paper

References (14)

1. A. Gaffar, O. Mencer, W. Luk, and P. Cheung, "Unifying bit-width optimisation for fixed-point and floating-point designs," in Proc. IEEE Symp. Field-Programmable Custom Comput. Mach, FCCM 2004, pp. 79-88.
2. S. Kim and W. Sung, "Fixed-point error analysis and word length optimization of 8 × 8 IDCT," IEEE Trans. Circuits Syst. Video Tech., Vol. 8, No. 8, Dec. 1998, pp. 935-940.
3. K. Kum and W. Sung, "Combined word-length optimization and highlevel synthesis of digital signal processing systems," IEEE Trans. CAD Vol. 20, No. 8, Aug. 2001, pp. 921-930.
4. C. Shi and R. Brodersen, "Automated fixed-point data-type optimization tool for signal processing and communication systems," Proc. Design Automation Conf. 2004, pp. 478-483.
5. M. Willems, V. Bürgens, H. Keding, T. Grötker and H. Meyr, "System level fixed-point design based on an interpolative approach," Proc. Design Autom. Conf. 1997, pp. 293-298.
6. Authors, "Paper Title Withheld for blind review", Published in Journal of (name of publication withheld for blind review).
7. A. Nayak, M. Haldar, A. Choudhary, P. Banerjee, "Precision and error analysis of Matlab applications during automated synthesis for FPGAs," Proc. DATE, 2001, pp. 722-728.
8. G. Constantinides, P. Cheung, and W. Luk, "Wordlength optimization for linear digital signal processing," IEEE Trans. on CAD vol. 22, no. 10, pp. 1432-1442, Oct. 2003.
9. D.-U. Lee, A. Gaffar, R. C. C. Cheung, O. Mencer, W. Luk, and G Constantinides, "Accuracy-Guaranteed Bit-Width Optimization", IEEE Trans. CAD, Vol. 25, No. 10, Oct. 2006, pp. 1990-2000.
10. Smith, J.; De Micheli, G.; "Polynomial Circuit Models for Component Matching in High-level Synthesis", IEEE Trans. VLSI, Vol. 9, No. 6, Dec. 2001. pp. 783-800.
11. Pang, Yu; Radecka, Katarzyna; Zilic, Zeljko; "Arithmetic Transforms of Imprecise Datapaths by Taylor Series Conversion", Electronics, Circuits and Systems, 2006. ICECS '06. 13th IEEE International Conference on 10-13 Dec. 2006 Page(s):696-699
12. L. de Figueiredo and J. Stolfi, "Self-validated numerical methods and applications," in Brazilian Mathematics Colloquium Monograph. Rio de Janeiro, Brazil: IMPA, 1997.
13. S. Wadekar and A. Parker, "Accuracy sensitive word-length selection for algorithm optimization," in Proc. IEEE Int. Conf. Comput. Des., 1998, pp. 54-61.
14. R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens, "A methodology and design environment for DSP ASIC fixed point refinement," in Proc. ACM/IEEE Design Automation Test in Europe. DATE'99, 1999, pp. 271-276.