Optimum wordlength search using sensitivity information

Eurasip Journal on Applied Signal Processing

Volumn 2006, Issue , 2006, Pages 1-14

  Han, Kyungtae ^a   Evans, Brian L ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; DEMODULATORS; DIGITAL SIGNAL PROCESSING; OPTIMIZATION; SENSITIVITY ANALYSIS;

DIGITAL HARDWARE IMPLEMENTATION; FLOATING POINT; SENSITIVITY INFORMATION; WIRELESS DEMODULATORS;

ALGORITHMS;

EID: 33645689644     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/ASP/2006/92849     Document Type: Article

References (32)

1. H. Keding M. Willems M. Coors H. Meyr FRIDGE: A fixed-point design and simulation environment. Proceedings of IEEE Design, Automation and Test in Europe (DATE '98) Paris, France 1998 429 435
2. A. V. Oppenheim R. W. Schafer J. R. Buck Discrete-Time Signal Processing. Prentice-Hall Upper Saddle River, NJ, USA 1998
3. H. Choi W. P. Burleson Search-based wordlength optimization for VLSI/DSP synthesis. Proceedings of IEEE Workshop on VLSI Signal Processing, VII La Jolla, Calif, USA 1994 198 207
4. W. Sung K.-I. Kum Simulation-based word-length optimization method for fixed-point digital signal processing systems. IEEE Transactions on Signal Processing 43 1995 12 3087 3090
5. K. Han I. Eo K. Kim H. Cho Numerical word-length optimization for CDMA demodulator. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '01) Sydney, NSW, Australia 4 2001 290 293
6. M.-A. Cantin Y. Savaria D. Prodanos P. Lavoie An automatic word length determination method. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '01) Sydney, NSW, Australia 5 2001 53 56
7. K. Han B. L. Evans Wordlength optimization with complexity-and-distortion measure and its application to broadband wireless demodulator design. Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '04) Montreal, Quebec, Canada 5 2004 37 40
8. S. A. Wadekar A. C. Parker Accuracy sensitive word-length selection for algorithm optimization. Proceedings of International Conference on Computer Design: VLSI in Computers and Processors (ICCD '98) Austin, Tex, USA 1998 54 61
9. G. A. Constantinides P. Y. K. Cheung W. Luk Wordlength optimization for linear digital signal processing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22 2003 10 1432 1442
10. R. Cmar L. Rijnders P. Schaumont S. Vernalde I. Bolsens A methodology and design environment for DSP ASIC fixed point refinement. Proceedings of Design, Automation and Test in Europe Conference and Exhibition Munich, Germany 1999 271 276
11. M. Stephenson J. Babb S. Amarasinghe Bidwidth analysis with application to silicon compilation. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation Vancouver, BC, Canada 2000 108 120
12. C. Shi R. W. Brodersen Automated fixed-point data-type optimization tool for signal processing and communication systems. Proceedings of 41st Design Automation Conference San Diego, Calif, USA 2004 478 483
13. S. Kim K.-I. Kum W. Sung Fixed-point optimization utility for C and C++ based digital signal processing programs. IEEE Transactions on Circuits and SystemsPart II: Analog and Digital Signal Processing 45 1998 11 1455 1464
14. K.-I. Kum W. Sung Combined word-length optimization and high-level synthesis of digital signal processing systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20 2001 8 921 930
15. A. Nayak M. Haldar A. Choudhary P. Banerjee Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs. Proceedings of Design, Automation and Test in Europe (DATE '01) Munich, Germany 2001 722 728
16. M.-A. Cantin Y. Savaria P. Lavoie A comparison of automatic word length optimization procedures. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '02) Phoenix-Scottsdale, Ariz, USA 2 2002 612 615
17. SystemC 2.0 User's Guide. 2002, [online], available: www.systemc.org
18. S. Kim W. Sung A floating-point to fixed-point assembly program translator for the TMS 320C25. IEEE Transactions on Circuits and SystemsPart II: Analog and Digital Signal Processing 41 1994 11 730 739
19. K. H. Rosen Handbook of Discrete and Combinatorial Mathematics. CRC Press Boca Raton, Fla, USA 2000
20. G. S. G. Beveridge R. S. Schechter Optimization: Theory and Practice. McGraw-Hill New York, NY, USA 1970
21. J. A. Wepman Analog-to-digital converters and their applications in radio receivers. IEEE Communications Magazine 33 1995 5 39 45
22. S. Nahm K. Han W. Sung A CORDIC-based digital quadrature mixer: comparison with a ROM-based architecture. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '98) Monterey, Calif, USA 4 1998 385 388
23. K. Han I. Eo K. Kim H. Cho Bit constraint parameter decision method for CDMA digital demodulator. Proceedings of 5th CDMA International Conference and Exhibition Seoul, Korea 2 2000 583 586
24. J.-S. Wu M.-L. Liou H.-P. Ma T.-D. Chiueh A 2.6-V, 44-MHz all-digital QPSK direct-sequence spread-spectrum transceiver IC [wireless LANs]. IEEE Journal of Solid-State Circuits 32 1997 10 1499 1510
25. P. D. Fiore L. Lee Closed-form and real-time wordlength adaptation. Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '99) Phoenix, Ariz, USA 4 1999 1897 1900
26. H. Bolcskei A. J. Paulraj K. V. S. Hari R. U. Nabar W. W. Lu Fixed broadband wireless access: state of the art, challenges, and future directions. IEEE Communications Magazine 39 2001 1 100 108
27. V. Erceg K. V. S. Hari M. S. Smith Channel models for fixed wireless applications. in IEEE 802.16. proposal 802.16.3c-01/29, 2001
28. D. S. Baum Simulating the SUI channel models. Information Systems Laboratory, Stanford University Stanford, Calif, USA 2001
29. B. Shim N. Shanbhag Complexity analysis of multicarrier and single-carrier systems for very high-speed digital subscriber line. IEEE Transactions on Signal Processing 51 2003 1 282 292
30. G. A. Constantinides High level synthesis and word length optimization of digital signal processing systems. Department of Electronic & Electrical Engineering, University College London London, UK 2001 Ph.D. dissertation
31. R. Fletcher Practical Methods of Optimization, Vol. 2: Constrained Optimization. John Wiley & Sons New York, NY, USA 1981
32. M. H. Hayes Statistical Digital Signal Processing and Modeling. John Wiley & Sons New York, NY, USA 1996