-
1
-
-
0032778066
-
Dynamically exploiting narrow width operands to improve processor power and performance
-
January
-
D. Brroks and M. Martonosi, Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance, Proc. of High Performance Computer Architecture, January 1999
-
(1999)
Proc. Of High Performance Computer Architecture
-
-
Brroks, D.1
Martonosi, M.2
-
2
-
-
0002517538
-
MMX technology extension to the intel architecture
-
A. Peleg and U. Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro, vol. 16, no. 4, p. 42-50
-
IEEE Micro
, vol.16
, Issue.4
, pp. 42-50
-
-
Peleg, A.1
Weiser, U.2
-
3
-
-
0002449750
-
Subword Parallelism with MAX-2
-
R. Lee, Subword Parallelism with MAX-2, IEEE Micro, vol. 16, no. 4
-
IEEE Micro
, vol.16
, Issue.4
-
-
Lee, R.1
-
4
-
-
85013614676
-
The visual instruction set (VIS) in UltraSPARC
-
M. Tremblay et. al. The Visual Instruction Set (VIS) in UltraSPARC, Proc. COMPCON 1995, p. 462-469
-
(1995)
Proc. COMPCON
, pp. 462-469
-
-
Tremblay, M.1
-
7
-
-
0029214850
-
Beyond induction variables: Detecting and classifying sequences using a demand-driven SSA form
-
January
-
M. P. Gerlek, E. Stoltz, and M. Wolfe, Beyond Induction Variables: Detecting and Classifying Sequences Using a Demand-Driven SSA Form, Transactions on Programming Languages (TOPLAS), volume 17, issue 1, January, 1995
-
(1995)
Transactions on Programming Languages (TOPLAS)
, vol.17
, Issue.1
-
-
Gerlek, M.P.1
Stoltz, E.2
Wolfe, M.3
-
9
-
-
84876818190
-
A re-evaluation of the practicality of floating-point operations on FPGAs
-
April
-
W. B. Ligon III, S. McMillan, G. Monn, K. Schoonover, F. Stivers and K. D. Underwood, A Re-evaluation of the Practicality of Floating-Point Operations on FPGAs, Proc. of the IEEE Symposium on FP-GAs for Custom Computing Machine, April 1998
-
(1998)
Proc. Of the IEEE Symposium on FP-GAs for Custom Computing Machine
-
-
Ligon, W.B.1
McMillan, S.2
Monn, G.3
Schoonover, K.4
Stivers, F.5
Underwood, K.D.6
-
13
-
-
33847002376
-
A MATLAB compiler for distributed, heterogeneous, reconfigurable computing systems
-
FCCM
-
P. Banerjee, N. Shenoy, A. Choudhary, S. Hauck, C. Bachmann, M. Haldar, P. Joisha, A. Jones, A. Kanhare, A. Nayak and S. Periyacheri, A MATLAB Compiler for Distributed, Heterogeneous, reconfigurable Computing Systems, Proc. IEEE Symposium on FPGA as Custom Computing Machines, FCCM 2000
-
(2000)
Proc. IEEE Symposium on FPGA as Custom Computing Machines
-
-
Banerjee, P.1
Shenoy, N.2
Choudhary, A.3
Hauck, S.4
Bachmann, C.5
Haldar, M.6
Joisha, P.7
Jones, A.8
Kanhare, A.9
Nayak, A.10
Periyacheri, S.11
-
14
-
-
84893690649
-
The Design and Implementation of a Parser and Scanner for the MATLAB Language in the MATLAB Compiler
-
Northwestern University, CPDC-TR-9909-017, Sep
-
P. Joisha, A. Kanhare, P. Banerjee, N. Shenoy, A. Choudhary, The Design and Implementation of a Parser and Scanner for the MATLAB Language in the MATLAB Compiler, Technical Report, center for Parallel and Distributed Computing, Northwestern University, CPDC-TR-9909-017, Sep. 1999
-
(1999)
Technical Report, Center for Parallel and Distributed Computing
-
-
Joisha, P.1
Kanhare, A.2
Banerjee, P.3
Shenoy, N.4
Choudhary, A.5
-
15
-
-
0034996112
-
FPGA hardware synthesis from MATLAB
-
India, Jan
-
M. Haldar, A. Nayak, N. Shenoy, A. Choudhary and P. Banerjee A. Choudhary, FPGA Hardware Synthesis from MATLAB, The 14th International Conference on VLSI Design, India, Jan 2001
-
(2001)
The 14th International Conference on VLSI Design
-
-
Haldar, M.1
Nayak, A.2
Shenoy, N.3
Choudhary, A.4
Banerjee, P.5
Choudhary, A.6
-
17
-
-
0029754039
-
Constructing hardware-software systems from a single description
-
I. Page Constructing hardware-software systems from a single description, Journal of VLSI Signal Processing, pp. 87-107, 1996
-
(1996)
Journal of VLSI Signal Processing
, pp. 87-107
-
-
Page, I.1
-
18
-
-
0033488498
-
Parallelizing Applications into Silicon
-
J. Babb, M. Rinard, C. A. Moritz, W. Lee, M. Frank, R. Barua, S. Amarasinghe Parallelizing Applications into Silicon, FCCM 1999
-
(1999)
FCCM
-
-
Babb, J.1
Rinard, M.2
Moritz, C.A.3
Lee, W.4
Frank, M.5
Barua, R.6
Amarasinghe, S.7
-
19
-
-
0029483209
-
The transmogrifier C hardware description language and compiler for FPGAs
-
D. Galloway The Transmogrifier C Hardware Description Language and Compiler for FPGAs, FCCM’95
-
FCCM’95
-
-
Galloway, D.1
-
23
-
-
0032264296
-
Towards an automatic path from java (tm) bytecodes to hardware through high-level synthesis
-
Lisbon, Portugal, September 7-10
-
J. M. P. Cardoso and H. C. Neto Towards an Automatic Path from Java (tm) Bytecodes to Hardware Through High-Level Synthesis, Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS-98), Lisbon, Portugal, September 7-10, 1998, pp. 85-88
-
(1998)
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS-98)
, pp. 85-88
-
-
Cardoso, J.M.P.1
Neto, H.C.2
|