Feedback-driven threading: Power-efficient and high-performance execution of multi-threaded workloads on CMPs

ACM SIGPLAN Notices

Volumn 43, Issue 3, 2008, Pages 277-286

  Suleman, M Aater ^a   Qureshi, Moinuddin K ^b   Patt, Yale N ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Bandwidth; CMP; Multi threaded; Synchronization

Indexed keywords

AVERAGE EXECUTION TIME; BANDWIDTH-AWARE; CHIP MULTIPROCESSOR; CMP; EXECUTION TIME; IMPROVING PERFORMANCE; INPUT SET; MINIMAL SUPPORTS; MULTI-THREADED; MULTI-THREADED APPLICATION; MULTIPLE THREADS; NUMBER OF THREADS; OFF-CHIP; ON CHIPS; OPTIMAL NUMBER; PERFORMANCE COUNTERS; PERFORMANCE IMPROVEMENTS; POWER EFFICIENT; RUN-TIME INFORMATION; RUNTIME;

ATMOSPHERIC TURBULENCE; BANDWIDTH; NANOTECHNOLOGY;

SYNCHRONIZATION;

EID: 67650075028     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (33)

1. Advanced Micro Devices, Inc. White Paper: Multi-Core Processors - The next evolution in computing. 2005.
2. D. an Mey et al. The RWTH Aachen SMP-Cluster User's Guide Version 6.2, May 2007.
3. D. Bailey et al. NAS parallel benchmarks. Technical report, NASA, 1994.
4. G. E. P. Box and M. E. Muller. A note on the generation of random normal deviates. Annals of Mathematical Statistics, 1958.
5. T. Brecht and K. Guha. Using parallel program characteristics in dynamic processor allocation policies. Performance Evaluation, 27/28(4), 1996.
6. J. Corbalan et al. Dynamic speedup calculation through self-analysis. Technical Report UPC-DAC-1999-43, UPC, 1999.
7. J. Corbalan, X. Martorell, and J. Labarta. Performance-driven processor allocation. IEEE Trans. Parallel Distrib. Syst., 2005.
8. L. Dagum and R. Menon. Openmp: An industry-standard api for shared-memory programming. IEEE Comput. Sci. Eng., 1998.
9. A. J. Dorta et al. The openmp source code repository. In Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2005.
10. R. Ennals. Efficient Software Transactional Memory. Technical Report IRC-TR-05-051, Intel Research Cambridge Tech Report, Jan 2005.
11. M. Gillespie and C. Breshears(Intel Corp.). Achieving Threading Success. www.intel.com/cd/ids/developer/asmo-na/eng/212806.htm, 2005.
12. J. Huh et al. Exploring design space of future CMPs. In PACT '01.
13. Intel. Developing multithreaded applications: A platform consistent approach. www.intel.com/cd/ids/developer/asmo-na/eng/53797.htm, 2003.
14. Intel. ICC 9.1 for Linux. http://www.intel.com/cd/software/products/asmo- na/eng/compilers/284264.htm.
15. Intel. Threading methodology: Principles and practices. www.intel.com/cd/ids/developer/asmona/eng/219349.htm, 2003.
16. Intel. Intel Itanium 2 Processor Reference Manual, 2004.
17. R. Kalla, B. Sinharoy, and J. M. Tendler. IBM Power5 Chip: A Dual-Core Multithreaded Processor. IEEE Micro, 24(2):40-47, 2004.
18. K. Kennedy et al. Optimizing compilers for modern architectures: a dependence-based approach. Morgan Kaufmann Publishers, 2002.
19. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-Way Multithreaded SPARC Processor. IEEE Micro, 25(2):21-29, 2005.
20. R. Kumar et al. Compiling several classes of communication patterns on a multithreaded architecture. In IPDPS '02, 2002.
21. R. Kumar et al. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In MICRO 36, 2003.
22. R. Kumar et al. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In ISCA 31, 2004.
23. D. Levinthal. Introduction to Performance Analysis on Intel CORE 2 Duo Processors. "http://assets.devx.com/goparallel/17775.pdf", 2006.
24. M. Matsumoto and T. Nishimura. Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator. ACM Trans. Model. Comput. Simul., 1998.
25. C. McCann et al. A dynamic processor allocation policy for multiprogrammed shared-memory multiprocessors. Trans. Comp. Sys., 1993.
26. R. Narayanan et al. MineBench: A Benchmark Suite for Data Mining Workloads. In IISWC, 2006.
27. T. D. Nguyen et al. Maximizing speedup through self-tuning of processor allocation. In Intn'l Parallel Processing Symposium, 1996.
28. J. Nieplocha et al. Evaluating the potential of multithreaded platforms for irregular scientific computations. In Computing frontiers, 2007.
29. Y. Nishitani, K. Negishi, H. Ohta, and E. Nunohiro. Implementation and Evaluation of OpenMP for Hitachi SR8000. In ISHPC 3, 2000.
30. Nvidia. CUDA SDK Code Samples. http://developer.download.nvidia.com/ compute/cuda/sdk/website/samples.html, 2007.
31. R. Ramanathan. Intel multi-core processors: Making the move to quad-core and beyond. Technology@Intel Magazine, Dec 2006.
32. S. Saini et al. A Scalability Study of Columbia using the NAS Parallel Benchmarks. Journal of Comput. Methods in Sci. and Engr., 2006.
33. R. van der Pas et al. OMPlab on Sun Systems. Presentation at the International Workshop on OpenMP, 2005.