A dynamic scheduler for balancing HPC applications

2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2008

Volumn , Issue , 2008, Pages

  Boneti, Carlos ^a   Gioiosa, Roberto ^b   Cazorla, Francisco J ^b   Valero, Mateo ^a,b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC PROCESS; DYNAMIC SCHEDULERS; EXECUTION TIME; HAND-TUNING; HIGH-PERFORMANCE COMPUTING APPLICATIONS; IBM POWER5; INTERNAL RESOURCES; LINUX KERNEL; LOAD BALANCE; LOAD IMBALANCE; PERFORMANCE DEGRADATION; PRIORITIZATION MECHANISM; PROCESSOR RESOURCES; REAL APPLICATIONS;

COMPUTER OPERATING SYSTEMS; COMPUTER SCIENCE; PLANNING; RESOURCE ALLOCATION; SCHEDULING;

BENCHMARKING;

EID: 70350787091     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2008.5217785     Document Type: Conference Paper

References (30)

1. Metis - family of multilevel partitioning algorithms. http://www.cs.umn.edu/metis.
2. The Message Passing Interface (MPI) Standard. http://wwwunix.mcs.anl.gov/ mpi/.
3. E. Ayguade, B. Blainey, A. Duran, J. Labarta, F. Martnez, X. Martorell, and R. Silvera. Is the schedule clause really necessary in openmp? In In Proceedings of the International Workshop of OpenMP Applications and Tools , Lecture Notes in Computer Science. Toronto, Canada., pages 147-159, Jun 2003.
4. C. Boneti, F. Cazorla, R. Gioiosa, C-Y. Cher, A. Buyuktosunoglu, and M. Valero. Software-Controlled Priority Characterization of POWER5 Processor. In The 35th International Symposium on Computer Architecture (ISCA)., Beijing, China, June 2008.
5. C. Boneti, R. Gioiosa, F. Cazorla, J. Corbalan, J. Labarta, and M. Valero. Balancing HPC Applications Through Smart Allocation of Resources in MT Processors. . In International Parallel and Distributed Processing Symposium (IPDPS)., Miami, USA, April 2008.
6. D.P. Bovet and M. Cesati. Understanding the Linux Kernel. O'Really, 3rd edition, 2005.
7. A. Duran, M. Gonzalez, J. Corbalan, X. Martorell, E.Ayguade, J. Labarta, and R. Silvera. Automatic thread distribution for nested parallelism in openmp. In .International Conference on Supercomputing (ICS05).In Proceedings of the 19th ACM International Conference on Supercomputing. Cambridge, Massachusetts, USA, pages 121-130, June 2005.
8. B. Gibbs, B. Atyam, F. Berres, B. Blanchard, L. Castillo, P. Coelho, N. Guerin, L. Liu, C. Diniz Maciel, and C. Thirumalai. Advanced POWER Virtualization on IBM eServer p5 Servers: Architecture and Performance Considerations. IBM Redbook, 2005.
9. R. Gioiosa, F. Petrini, K. Davis, and F. Lebaillif- Delamare. Analysis of System Overhead on Parallel Computers. In The 4th IEEE International Symposium on Signal Processing and Information Technolog y (ISSPIT 2004), Rome, Italy, December 2004. Available from http://bravo.ce.uniroma2.it/home/ gioiosa/pub/isspit04.pdf.
10. Fei Guo, Yan Solihin, Li Zhao, and Ravishankar Iyer. A framework for providing quality of service in chip multi-processors. In MICRO, 2007.
11. W. Huang and D. Tafti. A parallel computing framework for dynamic power balancing in adaptive mesh refinement applications. In Proceedings of Parallel Computational Fluid Dynamics 99.
12. IBM. Cell broadband engine architecture.
13. IBM. Cell broadband engine programming handbook.
14. IBM. PowerPC Architecture book: Book I: User Instruction Set Architecture.
15. IBM. PowerPC Architecture book: Book II: PowerPC Virtual Environment Architecture.
16. IBM. PowerPC Architecture book: Book III: PowerPC Operating Environment Architecture.
17. Ravi R. Iyer, Li Zhao, Fei Guo, Ramesh Illikkal, Srihari Makineni, Donald Newell, Yan Solihin, Lisa R. Hsu, and Steven K. Reinhardt. QoS policies and architecture for cache/memory in CMP platforms. In SIGMETRICS, pages 25-36, 2007.
18. H. Jin and R.F. Van der Wijngaart. Performance characteristics of the multi-zone nas parallel benchmarks. J. Parallel Distrib. Comput., 66(5):674-685, 2006.
19. R. Kalla, B. Sinharoy, and J.M. Tendler. IBM POWER5 chip: A dual-core multithreaded processor. IEEE Micro, 24:40-47, 2004.
20. J. Labarta, S. Girona, V. Pillet, T. Cortes, and L. Gregoris. Dip: A parallel program development environment. In Euro-Par, Vol. II, pages 665-674, 1996.
21. H.Q. Le, W.J. Starke, J.S. Fields, F.P. O'Connell, D.Q. Nguyen, B.J. Ronchetti, W.M. Sauer, E.M. Schwarz, and M. T. Vaden. IBM power6 microarchitecture. IBM Journal of Research and Development, 51:639-662, 2007.
22. A. Nataraj, A. Morris, A. D. Malony, M. Sottile, and P. Beckman. The ghost in the machine: Observing the effects of kernel operation on parallel application performance. In International Conference for High Performance Computing, Networking, Storage and Analysis SC07, November 2007.
23. Kyle J. Nesbit, Miquel Moreto, Francisco J. Cazorla, Alex Ramirez, Mateo Valero, and J. E. Smith. A framework for managing multicore resources. To appear in IEEE Micro special issue on Interaction of Computer Architecture and Operating System in the Many-core Era. Available at http://www.ece.wisc.edu/ ̃nesbit/papers/VPM ieee micro08 draft.pdf, 2008.
24. F. Petrini, D. Kerbyson, and S. Pakin. The Case of the Missing Supercomputer Performance: Achieving Optimal Performance on the 8,192 Processors of ASCI Q. In ACM/IEEE SC2003, Phoenix, Arizona, November 10-16, 2003.
25. K. Schloegel, G. Karypis, and V. Kumar. Parallel multilevel algorithms for multi-constraint graph partitioning. Technical report.
26. Siesta-Project. Siesta: A linear-scaling density-functional method. http://www.uam.es/siesta/.
27. J.M. Soler, E. Artacho, J.D. Gale, A. Garca, J. Junquera, P. Ordejn, and D. Snchez-Portal. The siesta method for ab initio ordern materials simulation. Journal of Physics: Condensed Matter, 14(11), 2002.
28. D. Tsafrir, Y. Etsion, D.G. Feitelson, and S. Kirkpatrick. System noise, os clock ticks, and fine-grained parallel applications. In ICS '05: Proceedings of the 19th annual international conference on Supercomputing, pages 303-312, New York, NY, USA, 2005. ACM Press.
29. G. Utrera, J. Corbaln, and J. Labarta. Implementing malleability on mpi jobs. In The 13th International Conference on Parallel Architectures and Compilation Techniques (PACT 2004), pages 215-224, October 2004.
30. C. Walshaw and M. Cross. Dynamic mesh partitioning and loadbalancing for parallel computational mechanics codes. 2002.