Fine-grained QoS scheduling for PCM-based main memory systems

Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010

Volumn , Issue , 2010, Pages

  Zhou, Ping ^a   Du, Yu ^b   Zhang, Youtao ^b   Yang, Jun ^a  

^a University of Pittsburgh   (United States)

^b University of Pittsburgh   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSOR; DESTRUCTIVE INTERFERENCE; MAIN MEMORY; MEMORY SCHEDULING; MEMORY TECHNOLOGY; PRIORITY LEVELS; SCHEDULING SCHEMES; SERVICE TIME; TUNING RANGES;

DISTRIBUTED PARAMETER NETWORKS; PHASE CHANGE MEMORY; SCHEDULING; TUNING;

MULTITASKING;

EID: 77954007783     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2010.5470451     Document Type: Conference Paper

References (28)

1. "The International Technology Roadmap for Semiconductors, Process Integration, Device and Structures," http://www.itrs.net/links/2007itrs/ 2007-chapters/2007-PIDS.pdf, 2007.
2. T. Kgil, S. D'Souza, A. Saidi, N. Binkert, R. Dreslinski, T. Mudge, S. Reinhardt, K. Flautner, "PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor," The 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 117-128, 2006.
3. D.H. Kang, et al., "Two-bit Cell Operations in Diode-Switch Phase Change Memory Cells with 90nm Technology," IEEE symposium on VLSI Technology Digest of Technical Papers, pages 98-99, 2008.
4. B. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative," The 36th International Symposium on Computer Architecture (ISCA), pages 2-13, 2009.
5. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T.W. Keller, "Energy Management for Commercial Servers," IEEE Computer, Vol.36(12):39-48, 2003.
6. C.C. Liu, I. Ganusov, M. Burtscher, S. Tiwari, "Bridging the Processor-Memory Performance Gap with 3D IC Technology," IEEE Design and Test of Computers, Vol.22(6):556-564, 2005.
7. M.M. Martin, D. J. Sorin, B.M. Beckmann, M.R. Marty, M. Xu, A.R. Alameldeen, K.E. Moore, M.D. Hill, and D.A. Wood, "Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset," Computer Architecture News, pages 92-99, 2005.
8. C. Macian, S. Dharmapurikar, and J. Lockwood, "Beyond Performance: Secure and Fair Memory Management for Multiple Systems on a Chip," IEEE International Conference on Field- Programmable Technology (FPT), pages 348-351, 2003.
9. P. S. Magnusson, et al., "Simics: A full system simulation platform," IEEE Computer, Vol.35(2):50-58, 2002.
10. J.D. McCalpin, "Memory Bandwidth and Machine Balance in Current High Performance Computers," IEEE Computer Society Technical Committee on Computer Architecture (TCCA),Newslet- ter, December 1995.
11. Micron. 1Gb DDR2 SDRAM Component: MT47H128M8HQ-25, May 2007. http://download.micron.com/pdf/datasheets/dram/ddr2/1GbDDR2.pdf.
12. O. Mutlu, and T. Moscibroda, "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems," The 35th International Symposium on Computer Architecture (ISCA), pages 63-74, 2008.
13. O. Mutlu, and T. Moscibroda, "Stall-time Fair Memory Access Scheduling for Chip Multiprocessors," The 40th IEEE/ACM International Symposium On Microarchitecture (MICRO), pages 146-160, 2007.
14. K.J. Nesbit, N. Aggarwal, J. Laudon and J.E. Smith, "Fair queuing Memory Systems," The 39th IEEE/ACM International Symposium On Microarchitecture (MICRO), pages 208-222, 2006.
15. M.K. Qureshi, and Y.N. Patt, "Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches," The 39th IEEE/ACM International Symposium On Microarchitecture (MICRO), pages 423-1132 2006.
16. M.K. Qureshi, V. Srinivasan, and J.A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," The 36th International Symposium on Computer Architecture (ISCA), pages 24-33, 2009.
17. M.K. Qureshi, M. Franceschini and L. Lastras, "Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing," The 16th International Symposium on High- Performance Computer Architecture (HPCA), 2010.
18. N. Rafique, W.T. Lim, and M. Thottethodi, "Effective Management of DRAM Bandwidth in Multicore Processors," The 16th International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 245-258, 2007.
19. S. Rixner, "Memory Controller Optimizations for Web Servers," The 37th IEEE/ACM International Symposium On Microarchitecture (MICRO), pages 355-366, 2004.
20. S. Rixner, W.J. Dally, U.J. Kapasi, P. Mattson, and J.D. Owens, "Memory Access Scheduling," The 27th International Symposium on Computer Architecture (ISCA), pages 128-138, 2000.
21. http://www.spec.org.
22. H.S. Stone, J. Turek, and J.L. Wolf, "Optimal Partitioning of Cache Memory," IEEE Transactions on Computers,Vol. 41(9):1054-1068, 1992.
23. G.E. Suh, S. Devada, and L. Rudolph, "A New Memory Monitoring Scheme for Memory Aware Scheduling and Partitioning," The 8th International Symposium on High-Performance Computer Architecture (HPCA), pages 117-128, 2002.
24. G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, "A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs," The 15th International Symposium on High-Performance Computer Architecture (HPCA), pages 239-249, 2009.
25. S. Thoziyoor, J.H. Ahn, M. Monchiero, J.B. Brockman, and N.P. Jouppi, "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies," The 35th International Symposium on Computer Architecture (ISCA), pages 51-62, 2008.
26. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," The 22nd International Symposium on Computer Architecture (ISCA), pages 24-36, 1995.
27. 5 Confined Structures and Integration of 64Mb Phase-Changed Random Access Memory," Japanese Journal of Applied Physics, pages 2691-2695, 2005.
28. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," The 36th International Symposium on Computer Architecture (ISCA), pages 14-23, 2009.