Memory controller optimizations for web servers

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 355-366

  Rixner, Scott ^a  

^a RICE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

NETWORK SERVERS; SDRAM; VIRTUAL CHANNELS; WEB SERVERS;

COMPUTER HARDWARE; CONTROL EQUIPMENT; DYNAMIC RANDOM ACCESS STORAGE; OPTIMIZATION; SCHEDULING; SERVERS; VIRTUAL REALITY; WORLD WIDE WEB;

STORAGE ALLOCATION (COMPUTER);

EID: 21644486223     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.22     Document Type: Conference Paper

References (19)

1. G. Banga and P. Druschel. Measuring the capacity of a web server. In Proceedings of the USENIX Symposium on Internet Technologies and Systems, 1997.
2. J. B. Carter, W. C. Hsieh, L. Stoller, M. R. Swanson, L. Zhang, E. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. Impulse: Building a smarter memory controller. In Proceedings of the International Symposium on High-Perfomance Computer Architecture, 1999.
3. J. Corbal, R. Espasa, and M. Valero. Command vector memory systems: High performance at low cost. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 1998.
4. V. Cuppu and B. Jacob. Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance? In Proceedings of the International Symposium on Computer Architecture, 2001.
5. V. Cuppu, B. Jacob, B. Davis, and T. Mudge. A performance comparison of contemporary DRAM architectures. In Proceedings of the International Symposium on Computer Architecture, 1999.
6. B. Davis, T. Mudge, B. Jacob, and V. Cuppu. DDR2 and low latency variants. In Proceedings of Solving the Memory Wall Workshop, 2000.
7. B. T. Davis. Modern DRAM Architectures. PhD thesis, The University of Michigan, 2001.
8. Kingston. KVR266X72RC25/1024 memory module specification, June 2002.
9. H.-H. S. Lee, G. S. Tyson, and M. K. Farrens. Eager write-back - a technique for improving bandwidth utilization. In Proceedings of the International Symposium on Microarchitecture, 2000.
10. W. Lin, S. K. Reinhardt, and D. Burger. Reducing DRAM latencies with an integrated memory hierarchy design. In Proceedings of the International Symposium on High-Performance Computer Architecture, 2001.
11. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, and J. Hogberg. Simics: A full system simulation platform. IEEE Computer, February 2002.
12. B. K. Mathew, S. A. McKee, J. B. Carter, and A. Davis. Design of a parallel vector access unit for SDRAM memory systems. In Proceedings of the International Symposium on High-Performance Computer Architecture, 2000.
13. S. A. McKee, W. A. Wulf, J. H. Aylor, R. H. Klenke, M. H. Salinas, S. I. Hong, and D. A. B. Weikle. Dynamic access ordering for streamed computations. IEEE Transactions on Computers, November 2000.
14. Micron. 512Mb: x4, x8, x16 DDR SDRAM MT46V128M4 data sheet, July 2003.
15. NEC. 64M-bit Virtual Channel SDRAM data sheet, October 1998.
16. V. S. Pai, P. Druschel, and W. Zwaenepoel. Flash: An efficient and portable web server. In Proceedings of the USENIX 1999 Annual Technical Conference, 1999.
17. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In Proceedings of the International Symposium on Computer Architecture, 2000.
18. W. A. Wong and J.-L. Baer. DRAM caching. Technical Report UW-CSE-97-03-04, University of Washington, Department of Computer Science and Engineering, 1997.
19. Z. Zhang, Z. Zhu, and X. Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In Proceedings of the International Symposium on Microarchitecture, December 2000.