Clock skew optimization considering complicated power modes

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1474-1479

  Lung, Chiao Ling ^a,b   Zeng, Zi Yi ^a   Chou, Chung Han ^a   Chang, Shih Chieh ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

Clock skew; Clock tree; Power modes

Indexed keywords

CHIP-LEVEL; CLOCK SKEW OPTIMIZATION; CLOCK SKEWS; CLOCK TREE; CLOCK TREE OPTIMIZATION; CONSERVE ENERGY; POWER MODES; SINGLE MODULES;

DESIGN; ENERGY CONSERVATION; INDUSTRIAL MANAGEMENT; OPTIMIZATION;

ELECTRIC CLOCKS;

EID: 77953086881     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. P. Ampadu, "Ultra-low voltage VLSI: are we there yet?," in Proc. of ISCAS, pp. 21-24, 2006
2. K. D. Boese and A. B. Kahng, "Zero-skew clock routing trees with minimum wirelength," in Proc. of IEEE 5th Int. ASIC Conf., pp. 1.1.1-1.1.5, 1992.
3. T. H. Chao, Y. C. Hsu, J. M. Ho, K. D. Boese and A.B. Kahng, "Zero skew clock routing with minimum wire length," in IEEE Trans. on Circuits Systems, vol. 39, pp. 799-814, 1992.
4. C. C. N. Chu and D. F. Wong, "An efficient and optimal algorithm for simultaneous buffer and wire sizing," in IEEE Trans. on Computer-Aided Design, vol. 18, pp. 1297-1304, Sept. 1999.
5. C. M. Chang, S. H. Huang, Y. K. Ho, J. Z. Lin, H. P. Wang and Y. S. Lu, "Type-matching clock tree for zero skew clock gating," in Proc. of DAC, pp. 714-719, 2008
6. J. Cong and K. S. Leung, "Optimal wiresizing under the distributed elmore delay model," in IEEE Trans. on CAD, vol.14, pp. 321-336, Mar. 1995.
7. M. P. Desai, R. Cvijetic, and J. Jensen, "Sizing of clock distribution networks for high performance CPU chips," In Proc. of DAC, pp. 389-394, 1996.
8. E.G. Friedman, "Clock distribution networks in synchronous digital integrated circuits," in Proc. IEEE, vol. 89, pp. 665-692, May 2001.
9. M. Hashimoto, T. Yamamoto, and H. Onodera. "Statistical analysis of clock skew variation in H-tree structure," in Proc. of ISQED, 2005.
10. J. L. Neves and E. G. Friedman, "Optimal clock skew scheduling tolerant to process Variations," in Proc. of DAC, pp. 623-628, June 1996
11. P. Mahoney, E. Fetzer, B. Doyle and S. Naffziger "Clock Distribution on a Dual-Core, Multi-Threaded Itanium-Family Processor," in IEEE ISSCC, pp. 292-599, 2005.
12. U. Padmanabhan, Janet M. Wang, J. Hu, "Statistical clock tree routing for robustness to process variations," in Proc. of ISPD, pp. 149-156, 2006.
13. J Pangjun, S. S. Sapatnekar, "Low-power clock distribution using multiple voltages and reduced swings," in IEEE Trans. on VLSI, vol. 10, pp. 309-318, Jun. 2002.
14. S. Pullela, N. Menezes and L. T. Pillage, "Reliable non-zero skew clock tree using wire width optimization," in Proc. of DAC., pp. 165-170, 1993.
15. A. Rajaram, J. Hu, R. Mahapatra, "Reducing clock skew variability via cross links," in Proc. of DAC, pp. 18-23, June 2004
16. A. Rajaram and D. Z. Pan, "Robust chip-level clock tree synthesis for SOC designs," in Proc. of DAC, pp. 720-723, 2008
17. H. Su and S. S. Sapatnekar, "Hybrid structured clock network construction," in Proc. of ICCAD, pp. 333-336, 2001
18. J. L. Tsai, T. H. Chen, and C.C. Chen., "Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing," in IEEE Trans. on CAD, vol. 23, pp. 565-573, April 2004.
19. K. Wang, Y. Ran, and M. Marek-Sadowska, "General skew constrained clock network sizing based on sequential linear programming," in IEEE Trans. on CAD, vol. 24, pp. 773-782, May 2005.
20. Q. Zhu and W. W. M. Dai, "High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models," in IEEE Trans. on CAD, vol. 15, pp. 1106-1118, Sep. 1996.
21. http://www.national.com/powerwise/files/AVS-DVS-Design-Creation. pdf
22. A practical guide to low-power design, Power Forward Initiative (PFI), http://www.powerforward.org/lp-guide/lp-guide3.pdf
23. http://cad-contest.ee.ntu.edu.tw/cad09/Problem/97/A2-GlobalUniChip- 081114.pdf
24. International Technology Roadmap for Semiconductors(ITRS), 2007 Edition, http://public.itrs.net/
25. IEEE 1481 Standard for Integrated Circuit (IC) Delay and Power Calculation System, http://standards.ieee.org