Hybrid structured clock network construction

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 333-336

  Su, Haihua ^a   Sapatnekar, Sachin S ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LINEAR PROGRAMMING; OPTIMIZATION; TIMING CIRCUITS; VLSI CIRCUITS;

CLOCK NETWORK STRUCTURES;

INTEGRATED CIRCUIT LAYOUT;

EID: 0035215162     PISSN: 10923152     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCAD.2001.968643     Document Type: Article

References (17)

1. Zero skew clock routing with minimum wirelength
2. Circuit optimization via adjoint lagrangians
3. Sizing of clock distribution networks for high performance CPU chips
4. Clock skew optimization
5. TILOS: A posynomial programming approach to transistor sizing
6. Process-variation-tolerant clock skew minimization
7. Skew reduction in clock trees using wire width optimization
8. PRIMA: Passive reduced-order interconnect macromodeling algorithm
9. Asymptotic waveform evaluation fort liming analysis
10. Skew and delay optimization for reliable buffered clock trees
11. Reliable non-zero skew clock trees using wire width optimization
12. Multi-GHz interconnect effects in microprocessors
13. An algorithm for simulating power/ground networks using Padé approximants and its symbolic implementation
14. Fast analysis and optimization of power/ground networks
15. An exact zero-skew clock routing algorithm