Ultra-low voltage VLSI: Are we there yet?

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 21-24

  Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; CONSTRAINED OPTIMIZATION; ENERGY EFFICIENCY; RELIABILITY THEORY; VOLTAGE MEASUREMENT;

ULTRA-LOW VOLTAGE; VLSI DESIGNS; VLSI SYSTEMS;

VLSI CIRCUITS;

EID: 34547317321     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. (2005) [Online]. http://www.transmeta.com/crusoc.
2. (2005) [Online]. http://www.intel.com/design/iio/80220.htm
3. (2005) [Online]. http://www.amd.com/us-en/0,3715_12353,00.html.
4. (2005) ITRS. [Online]. http://public.itrs.net.
5. L. Nazhandali et al., "Energy optimization of subthreshold-voltage sensor network processors," in Proc. ISCA '05, 2005, pp. 197-207.
6. T. Sakurai and R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits vol. 25, pp. 584-594, Apr. 1990.
7. T. Chen and S. Naffziger, "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation," IEEE Trans. VLSI Syst., vol. 11, pp. 888-899, Oct. 2003.
8. M. N. Martin, P. O. Pouliquen, A. G. Andreou, and M. E. Fraeman, "Current-mode differential logic circuits for low power digital systems," in Proc. MWSCAS'96, 1996, pp. 183-186.
9. A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid-State Circuits, vol. 40, pp. 310-319, Jan. 2005.
10. Roy, K., Mukhopadhyay, S. and Mahmoodi-Meimand, H. Leakage current mechanisms and leakage reduction techniques in deep submicrometer CMOS circuits. In Proc. IEEE 91, 2 (Feb. 2003) pp. 305-327.
11. L. Bisdounis, D. Gouvetas, and O. Koufopavlou, "A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits," Inter. J. Electron., vol. 84, pp. 599-613, June 1998.
12. W. Elgharbawy and M. Bayoumi, "B-DTNMOS: a novel bulk dynamic threshold {NMOS} scheme," in Proc. ISCAS'04, vol. 2, 2004, pp. 413-416.
13. T. Burd and R. Brodersen, "Design issues for dynamic voltage scaling," in Proc. ISLPED '00, 2000, pp. 9-14.
14. D. H. Albonesi et al., "Dynamically tuning processor resources with adaptive processing," IEEE Computer, vol. 36, pp. 49-58, Dec. 2003.
15. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and practical limits of dynamic voltage scaling," in Proc. DAC'04, 2004, pp. 868-873.