A probabilistic boolean logic for energy efficient circuit and system design

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2010, Pages 628-635

  Chakrapani, Lakshmi N B ^a   Palem, Krishna V ^a,b  

^a RICE UNIVERSITY   (United States)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN LOGIC; CMOS DEVICES; DESIGN CIRCUITS; DESIGN PRINCIPLES; ENERGY EFFICIENT; INTERNATIONAL TECHNOLOGY; LOW ENERGIES; PROBABILISTIC BEHAVIOR; PROBABILISTIC DESIGN; SEMI CONDUCTOR; SYSTEM DESIGN; TECHNOLOGY SCALING; THEORETICAL BASIS;

ATMOSPHERIC THERMODYNAMICS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; PROBABILISTIC LOGICS; TECHNOLOGICAL FORECASTING;

LOGIC CIRCUITS;

EID: 77951217013     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2010.5419810     Document Type: Conference Paper

References (31)

1. B. Akgul, L. Chakrapani, P. Korkmaz, and K. Palem. Probabilistic CMOS technology: A survey and future directions. In Proceedings of the IFIP International Conference on Very Large Scale Integration, pages 1-6, Oct. 2006.
2. R. I. Bahar, J. Mundy, and J. Chen. A probabilistic-based design methodology for nanoscale computation. In Proceedings of the 2003 IEEE/ACM International Conference on Computer-aided Design, pages 480-486, 2003.
3. J. Bau, R. Hankins, Q. Jacobson, S. Mitra, B. Saha, and A. A. Tabatabai. Error resilient system architecture (ERSA) for probabilistic applications. 2007.
4. D. Blaauw, S. Kalaiselvan, K. Lai, W.-H. Ma, S. Pant, C. Tokunaga, S. Das, and D. Bull. Razor II: In-situ error detection and correction for PVT and SER tolerance. IEEE International Solid-State Circuits Conference, 2008.
5. K. Bowman, J. Tschanz, N. S. Kim, J. Lee, C. Wilkerson, S.-L. Lu, T. Karnik, and V. De. Energy-efficient and metastability-immune timing-error detection and recovery circuits for dynamic variation tolerance. IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, pages 155-158, 2008.
6. L. N. B. Chakrapani, P. Korkmaz, B. E. S. Akgul, and K. V. Palem. Probabilistic system-on-a-chip architectures. ACM Transactions on Design Automation of Electronic Systems, 12(3):1-28, 2007.
7. L. N. B. Chakrapani and K. V. Palem. A probabilistic Boolean logic and its meaning. Rice University, Department of Computer Science Technical Report, (TR-08-05), June 2008.
8. S. Cheemalavagu, P. Korkmaz, and K. V. Palem. Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. In Proceedings of the International Conference on Solid State Devices and Materials, pages 402-403, Sept. 2004.
9. R. T. Cox. Algebra of Probable Inference. Johns Hopkins University Press, 2002.
10. V. De and S. Borkar. Low power and high performance design challenges in future technologies. In Proceedings of the 10th Great Lakes symposium on VLSI, pages 1-6, New York, NY, USA, 2000. ACM.
11. D. Ernst, N. S. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 7-18, Oct. 2003.
12. J. George, B. Marr, B. E. S. Akgul, and K. Palem. Probabilistic arithmetic and energy efficient embedded signal processing. In Proceedings of the The IEEE/ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 158-168, 2006.
13. itrs. International technology roadmap for semiconductors, 2007.
14. J. M. Keynes. A Treatise on Probability. Macmillan, London, 1921.
15. L. B. Kish. End of Moore's law: Thermal (noise) death of integration in micro and nano electronics. Physics Letters A, 305:144-149, 2002.
16. P. Korkmaz. Probabilistic CMOS (PCMOS) in the Nanoelectronics Regime. PhD thesis, Georgia Institute of Technology, 2007.
17. P. Korkmaz, B. E. S. Akgul, L. N. Chakrapani, and K. V. Palem. Advocating noise as an agent for ultra low-energy computing: Probabilistic CMOS devices and their characteristics. Japanese Journal of Applied Physics, 45(4B):3307-3316, Apr. 2006.
18. S. Krishnaswamy, G. F. Viamontes, I. L. Markov, and J. P. Hayes. Probabilistic transfer matrices in symbolic reliability analysis of logic circuits. ACM Transactions on Design Automation of Electronic Systems, 13(1):1-35, 2008.
19. H. Li, J. Mundy, W. Paterson, D. Kazazis, A. Zaslavsky, and R. Bahar. Thermally-induced soft errors in nanoscale CMOS circuits. IEEE International Symposium on Nanoscale Architectures, pages 62-69, 2007.
20. F. Martorell, S. Cotofana, and A. Rubio. An analysis of internal parameter variations effects on nanoscaled gates. IEEE Transactions on Nanotechnology, 7(1):24-33, Jan. 2008.
21. G. D. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education, 1994.
22. G. E. Moore. Cramming more components onto integrated circuits. Electronics Magazine, 38(8), 1965.
23. K. Natori and N. Sano. Scaling limit of digital circuits due to thermal noise. Journal of Applied Physics, 83:5019-5024, 1998.
24. K. Nepal, R. I. Bahar, J. Mundy, W. R. Patterson, and A. Zaslavsky. Designing logic circuits for probabilistic computation in the presence of noise. In Proceedings of the 42nd Annual Conference on Design Automation (DAC), pages 485-490, 2005.
25. K. V. Palem, L. N. Chakrapani, Z. M. Kedem, A. Lingamneni, and K. K. Muntimadugu. Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects. In Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, pages 1-10, New York, NY, USA, 2009. ACM.
26. K. V. Palem, P. Korkmaz, and K.-S. Y. Z.-H. Kong. Probabilistic cmos (pcmos) logic for nanoscale circuit design. In International Solid State Circuits Conference: Advanced Solid-State Circuits Forum, 2009.
27. M. O. Rabin. Probabilistic automata. Information and Control, 6:230-245, 1963.
28. H. Reichenbach. The Theory of Probability. University of California Press, Berkeley, USA, 1949.
29. N. Sano. Increasing importance of electronic thermal noise in sub-0.1mm Si-MOSFETs. The IEICE Transactions on Electronics, E83-C:1203-1211, 2000.
30. P. Shivakumar, S. W. Keckler, D. Burger, M. Kistler, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proceedings of the International Conference on Dependable Systems and Networks, pages 389-398, 2002.
31. J. von Neumann. Probabilistic logics and the synthesis of reliable organizms from unreliable components. Automata Studies, pages 43-98, 1956.