Interconnect performance corners considering crosstalk noise

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2009, Pages 231-237

  Gandikota, Ravikishore ^a   Blaauw, David ^a   Sylvester, Dennis ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AGGRESSOR NETS; CROSSTALK NOISE; DELAY ANALYSIS; ELMORE DELAY; EXTREME POINTS; HOLD TIME; INTERCONNECT CAPACITANCE; INTERCONNECT DELAY; INTERCONNECT PERFORMANCE; PATH ANALYSIS; PROCESS VARIATION; PROCESS-INDUCED VARIATION;

REGRESSION ANALYSIS;

INTERCONNECTION NETWORKS;

EID: 77951010598     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2009.5413148     Document Type: Conference Paper

References (17)

1. K. L. Shepard and V. Narayanan. Noise in deep submicron digital design. In Proc. ICCAD, pages 524-531, 1996.
2. K. L. Shepard, V. Narayanan, P. C. Elmendorf, and G. Zheng. Globalharmony: Coupled noise analysis for full-chip re interconnect networks. In Proc. ICCAD, page 139146, 1997.
3. D. S. Boning and S. Nassif. Models of process variations in device and interconnect. In Design of High Performance Microprocessor Circuits, chapter 6, page 6. IEEE Press, 2000.
4. W. Zhao and Y. Cao. Predictive technology model for nano-cmos design exploration. In Trans. J. Emerg. Technol. Comput. Syst., volume 3, 2007.
5. Y. Cao and. L. T. Clark. Mapping statistical process variations toward circuit performance variability: An analytical modeling approach. In IEEE Trans, on CAD, volume 26, pages 1866-1873, Oct. 2007.
6. Y. Liu, S. R. Nassif, Larry Pileggi, and A. J. Strojwas. Impact of in-terconnect variations on the clock skew of a gigahertz microprocessor. In Proc. DAC, pages 168-171, 2000.
7. F. Huebbers, A. Dasdan, and Y. Ismail. Computation of accurate interconnect process parameter values for performance corners under process variations. In Proc. DAC, pages 797-800, 2006.
8. F. Huebbers, A. Dasdan, and Y. Ismail. Multi-layer interconnect performance corners for variation-aware timing analysis. In Proc. ICCAD, pages 713-718, 2007.
9. T. Fukuoka, A. Tsuchiya, and H. Onodera. Worst-case delay analysis considering the variability of transistors and interconnects. In Proc. ISPD, pages 35-42, 2007.
10. J. D. Ma and R. A. Rutenbar. Interval-valued reduced-order statistical interconnect modeling, volume 26, pages 1602-1613, 2007.
11. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula. Variational delay metrics for interconnect timing analysis. In Proc. DAC, pages 381-384, 2004.
12. D. Sinha and H. Zhou. Statistical timing analysis with coupling. In IEEE Trans, on. CAD, pages 524-531, 2006.
13. J. Rubinstein, P. Penfield, and M. A. Horowitz. Signal delay in re tree networks. In IEEE Trans, on CAD. volume 2, pages 202-211, July 1983.
14. S. Abbaspour and M. Pedram. Gate delay calculation considering the crosstalk capacitances. In Proc ASP-DAC, pages 852-857, 2004.
15. P. Chen, D. A. Kirkpatrick, and K. Keutzer. Miller factor for gate-level coupling delay calculation. In Proc ICCAD, pages 68-75, 2000.
16. S. C. Wong, G. Y. Lee, and D. J. Ma. Modeling of interconnect capac-itance, delay, and crosstalk in vlsi. In IEEE Trans, on Semiconductor Manufacturing, volume 13, pages 108-111, 2000.
17. Predictive technology model.,http://www.eas.asu.edu/ptm.