Gate delay calculation considering the crosstalk capacitances

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 853-858

  Abbaspour, Soroush ^a   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; GATE DELAY; INTERCONNECT COUPLING; THRESHOLDS METHOD;

APPROXIMATION THEORY; CAPACITANCE; CMOS INTEGRATED CIRCUITS; CROSSTALK; ELECTRIC POWER SYSTEM INTERCONNECTION; ERROR ANALYSIS; SIGNAL PROCESSING; WAVEFORM ANALYSIS;

GATES (TRANSISTOR);

EID: 2442520192     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers," Journal of Applied Physics, 19, Jan. 1948, pp. 55-63.
2. J. K. Ousterhout, "A Switch-level Timing Verifier for Digital MOS VLSI," IEEE Trans. on Computer Aided Design of VLSI Circuits and Systems, vol. 4 (1985), pp. 336-349.
3. P. R. O'Brien and T. L. Savarino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation," Proc. of IEEE Int'l Conf. on Computer Aided Design, 1989, pp. 512-515.
4. S. P. McCormick, Modeling and Simulation of VLSI Interconnections with Moments, PhD Thesis, MIT, June 1989.
5. P. R. O'Brien and T. L. Savarino, "Efficient On-Chip Delay Estimation for Leaky Models of Multiple-Source Nets," Proc. of IEEE Custom Integrated Circuits Conf., 1990, pp. 9.6.1-9.6.4.
6. L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. on Computer Aided Design of VLSI Circuits and Systems, vol. 9 (1990), pp. 352-366.
7. th ACM/IEEE Design Automation Conf, June 1991, pp. 555-560.
8. C. Ratzlaff, S. Pullela, and L. Pillage, "Modeling the RC Interconnect effects in a Hierarchical Timing Analyzer." Proc. of IEEE Custom Integrated Circuits Conference, May 1992, pp. 15.6.1-15.6.4.
9. th ACM/IEEE Design Automation Conf., June 1993, pp. 691-696.
10. J. Qian, S. Pullela, and L. Pillage, "Modeling the "Effective Capacitance" for the RC Interconnect of CMOS gates," IEEE Trans. on Computer Aided Design of VLSI Circuits and Systems, vol. 13 (1994), pp. 1526-1535.
11. A. B. Kahng and S. Muddu,' "Accurate Analytical Delay Models for VLSI Interconnects," Proc. of IEEE International Symposium on Circuits and Systems, May 1996.
12. R. Macys, S. McCormick, "A New Algorithm for Computing the "Effective Capacitance" in Deep Sub-micron Circuits," Proc. of IEEE Custom Integrated Circuits Conference, June 1998, pp. 313-316.
13. A. B. Kahng and S. Muddu,' "Improved Effective Capacitance Computations for Use in Logic and Layout Optimization." Proc. of the 12th International Conference on VLSI Design, 1999, Pages: 578-582.
14. F. Dartu, N. Menzes, and L.T. Pileggi," Performance computation for pre-characterized CMOS gates with RC loads," IEEE Transaction on CAD, vol. 15, pp. 544-553, May 1996
15. F. Dartu, L.T. Pileggi, "Calculating worst-case gate delays due to dominant capacitance coupling," Proc. Of Design Automation Conference, pp 46-51, June 1997
16. I.D. Huang, S.K. Gupta, and M.A. Breuer, "Accurate and Efficient Static Timing Analysis with Crosstalk," Proc. Of International Conference on Computer Design, pp: 265-272, 2002
17. J.Cong, D.Z. Pan, and P.V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," Proc of Asia and South Pacific Design Automation Conference, pp: 373 -378, 2001
18. C.V. Kashyap, C.J. Alpert, A. Devgan, "An effective capacitance based delay metric for RC interconnect" Proc. of International Conference on Computer Aided Design, pp: 229-234, 2000
19. S. Abbaspour, M. Pedram, "Calculating the effective capacitance for the RC interconnect in VDSM technologies," Proc. of Asia and South Pacific Design Automation Conference, January 2003.
20. R.Puri, D.S. Kung, A.D. Drumm, "Fast and Accurate Wire Delay Estimation for Physical Synthesis of Large ASICs," Proc. of GLSVLSI, 2002
21. P. Chen, D.A. Kirkpatrick, K. Keutzer, "Miller Factor for Gate-Level Coupling Delay Calculation", Proc. of ICCAD, pp 68-74, 2000
22. J. M. Rabaey, Digital integrated circuits: a design perspective, Upper Saddle River, NJ: Prentice Hall, 1996.
23. http://mathworld.wolfram.com