Clock skew scheduling with delay padding for prescribed skew domains

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 541-546

  Lin, Chuan ^a   Zhou, Hai ^b  

^a MAGMA DESIGN AUTOMATION   (United States)

^b NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK PERIODS; CLOCK SKEW SCHEDULING; DESIGN AUTOMATION CONFERENCE (DAC); EXPERIMENTAL RESULTS; FINITE SETS; FULL OPTIMIZATION; MEMORY ELEMENTS; PRESCRIBED SKEW; SKEW SCHEDULING; SOUTH PACIFIC;

BOOLEAN FUNCTIONS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CLOCKS; FLIP FLOP CIRCUITS; INDUSTRIAL ENGINEERING; LOGIC CIRCUITS; MECHANIZATION; NETWORKS (CIRCUITS); SCHEDULING; SEQUENTIAL CIRCUITS; SEQUENTIAL SWITCHING; SET THEORY; TIMING DEVICES;

CLOCKS;

EID: 46649093796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.358042     Document Type: Conference Paper

References (25)

1. The mosek optimization tools version 3.2 user's manual and reference, [online] http://www.mosek.com.
2. R. K. Ahuja, D. S. Hochbaum, and J. B. Orlin. Solving the convex cost integer dual network flow problem. Management Science, 49(7):950-964, July 2003.
3. R. K. Ahuja, T. L. Magnanti, and J. B. Orlin. Network Flows: Theory, Algorithms, and Application. Prentice Hall, 1993.
4. S. M. Burns. Performance analysis and optimization of asynchronous circuits. PhD thesis, California Institute of Technology, Computer Science Department, 1991.
5. K. M. Carrig. Chip clocking effect on performace for ibms sa-27e asic. IBM Micronews, 6(3):12-16, 2000.
6. L.-F. Chao and E. H.-M. Sha. Retiming and clock skew for synchronous systems. In ISCAS, pages 1.283-1.286, 1994.
7. T. H. Cormen, C. E. Leiserson, and R. H. Rivest. Introduction to Algorithms. MIT Press, 1989.
8. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In International symposium of microarchitecture, 2003.
9. G. Even, I. Y. Spillinger, and L. Stok. Retiming revisited and reversed. IEEE TCAD, 15(3):348-357, March 1996.
10. J. P. Fishburn. Clock skew optimization. IEEE Transactions on Computers, 39:945-951, July 1990.
11. A. V. Goldberg. An efficient implementation of a scaling minimum-cost flow algorithm. Journal of Algorithms, 22:1-29, 1997.
12. M. A. B. Jackson, A. Srinivasan, and E. S. Kuh. Clock routing for high-performance ic's. In DAC, 1990.
13. A. Kahng, J. Cong, and G. Robins. High-performance clock routing based on recursive geometric matching. In DAC, 1991.
14. Y. Kohira and A. Takahashi. Clock period minimization method of semi-synchronous circuits by delay insertion. IEICE Trans. Fundamentals, E88-A(4):892-898, April 2005.
15. C. E. Leiserson, F. M. Rose, and J. B. Saxe. Optimizing Synchronous Circuitry by Retiming. In Advanced Research in VLSI: Proc. of the Third Caltech Conf., pages 86-116, Rockville, MD, 1983. Computer Science Press.
16. B. Lockyear and C. Ebeling. Minimizing the effect of clock skew via circuit retiming. Technical Report UW-CSE-93-05-04, Dept. of Computer Science and Engineering, University of Washington, Seattle, 1993.
17. H.-G. Martin. Retiming by combination of relocation and clock delay adjustment. In Euro-DAC, pages 384-389, 1993.
18. M. C. Papaefthymiou. Asymptotically efficient retiming under setup and hold constraints. In ICCAD, 1998.
19. S. Pullela, N. Menezes, and L. T. Pillage. Reliable nonzero clock skew trees using wire width optimization. In DAC, 1993.
20. S. Pullela, N. Menezes, and L. T. Pillage. Skew and delay optimization for reliable buffered clock trees. In ICCAD, 1993.
21. K. Ravindran, A. Kuehlmann, and E. Sentovich. Multi-domain clock skew scheduling. In ICCAD, pages 801-808, 2003.
22. S. S. Sapatnekar and R. B. Deokar. Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits. IEEE TCAD, 15(10):1237-1248, October 1996.
23. N. V. Shenoy, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Minimum padding to satisfy short path constraints. In ICCAD, 1993.
24. B. Taskin and I. Kourtev. Delay insertion method in clock skew scheduling. In ISPD, pages 47-54, 2005.
25. R.-S. Tsay. Exact zero skew. In ICCAD, pages 336-339, 1991.