Polarization-multiplexed rate-adaptive nonbinary-quasi-cyclic-LDPC-coded multilevel modulation with coherent detection for optical transport networks

Optics Express

Volumn 18, Issue 3, 2010, Pages 1820-1832

  Arabaci, Murat ^a   Djordjevic, Ivan B ^a   Saunders, Ross ^b   Marcoccia, Roberto M ^b  

^a University of Arizona   (United States)

^b Opnext Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COLOR; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTATIONAL COMPLEXITY; LIGHT TRANSMISSION; MULTIPLEXING; POLARIZATION;

BER PERFORMANCE; BIT-LEVEL PROCESSING; CODED MODULATION; CODING GAINS; COHERENT DETECTION; CONSTELLATION SIZES; HIGH SPEED TRANSMISSION; LDPC CODES; MULTILEVEL MODULATION; NON-BINARY; OPTICAL TRANSPORT NETWORKS; QUASI-CYCLIC;

MODULATION;

EID: 76249107724     PISSN: None     EISSN: 10944087     Source Type: Journal    
DOI: 10.1364/OE.18.001820     Document Type: Article

References (33)

1. A. J. de Lind Van Wijngaarden, R. C. Giles, S. K. Korotky, and. X. Liu, "Rate-adaptive forward error correction for optical transport systems," Lucent Technologies, Inc., US Patent Application Publication US 2009/0044079 A1, (2009).
2. O. Grestel, L. Paraschis, and P. Lothberg, "Variable forward error correction for optical communication links," Cisco Technology, Inc., US Patent Application Publication US 2008/0256421 A1, (2008).
3. J. Hou, P. H. Siegel, and L. B. Milstein, "Design of multi-input multi-output systems based on low-density parity-check codes," IEEE Trans. Commun. 53(4), 601-611 (2005).
4. E. Yeo, B. Nikolic, and V. Anantharam, "Iterative decoder architectures," IEEE Commun. Mag. 41(8), 132-140 (2003).
5. H. Zhong, and T. Zhang, "Block-LDPC: A practical. LDPC coding system design approach," IEEE Trans. Circuits Syst. 152(4), 766-775 (2005).
6. A. J. Blanksby and C. J. Howland, "A 690-m.W 1-Gb/s 1024-b, rate-1/2 low-density parity check code decoder," IEEE J. Solid-State Circuits 37-3, 404-412 (2002).
7. Z. Wang and. Z. Cui, "Low-complexity high-speed decoder design for quasi-cyclic LDPC codes," IEEE Trans. on Very Large Scale Integ. (VLSI) Syst. 15-1, 104-114 (2007).
8. L. Yang, H. Lui, and C.-J. R. Shi, "Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder," IEEE Trans. Circ. Syst. 53-4, 892-904 (2006).
9. C. P. Fewer, M. F. Flanagan and A. D. Fagan "A versatile variable rate LDPC codec architecture," IEEE Trans. Circuits Syst. I 54-10, 2240-2251 (2007).
10. I. B. Djordjevic, M. Cvijetic, L. Xu, and T. Wang, "Using LDPC-coded modulation and coherent detection for ultra high-speed optical transmission," J. Lightwave Technol. 25(11), 3619-3625 (2007).
11. R. D. Stieger, "Optical communication system with variable error correction coding," Blakely, Sokolof, Taylor & Zafman LLP, US Patent Application. Publication. US 2003/0005385 A1, (2003).
12. A. Voicila, D. Declercq, F. Verdier, M. Fossorier, and P. Urard, "Low-complexity, low-memory EMS algorithm for non-binary LDPC codes," in Proc. Int. Conf. on Commun., (Institute of Electrical and Electronics Engineers, Glasgow, Scotland, 2007), pp. 671-676.
13. R.-H. Peng, and R.-R. Chen, "Design of nonbinary LDPC codes over GF(q) for multiple-antenna transmission," in. Proc. Military Commun. Conf., (Institute of Electrical and Electronics Engineers, Washington, DC, 2006), pp. 1-7.
14. R.-H. Peng and R.-R. Chen, "Application of nonbinary LDPC cycle codes to MIMO channels," IEEE Trans. Wireless Commun. 7-6, 2020-2026 (2008).
15. J. Huang, S. Zhou, and P. Willett, "Nonbinary LDPC coding for multicarrier underwater acoustic communication," IEEE J. Sel. Areas Comm. 26(9), 1684-1696 (2008).
16. M. Arabaci, I. B. Djordjevic, R. Saunders, and R. M. Marcoccia, "Rate-Adaptive Non-hinary-LDPC-Coded Polarization-Multiplexed Multilevel Modulation with Coherent Detection for Optically-Routed Networks," in Proc. Int. Conf. on Transparent Optical Networks (ICTON), (Institute of Electrical and Electronics Engineers, Azores, Portugal, 2009), Paper no. Tu.B2.2.
17. I. B. Djordjevic, and B. Vasic, "Multilevel coding in M-ary DPSK/differential QAM high-speed optical transmission with direct detection," J. Lightwave Technol. 24(1), 420-428 (2006).
18. I. B. Djordjevic, M. Cvijetic, L. Xu, and T. Wang, "Proposal for beyond 100 Gb/s optical transmission based on bit-interleaved LDPC-coded modulation," IEEE Photon. Technol. Lett. 19-12, 874-876 (2007).
19. R. G. Gallager, "Low density parity check codes," IRE Trans. Inf. Theory 8(1), 21-28 (1962).
20. S. Lin, and D. J. Costello, Jr., Error Control Coding: Fundamentals and Applications (Prentice Hall, 2004).
21. C. L. Chen, W. W. Peterson, and E. J. Weldon, Jr., "Some results on quasi-cyclic codes," Inf. Control. 15(5), 407-423 (1969).
22. Z.-W. Li, L. Chen, L.-Q. Zeng, S. Lin, and W. Fong, "Efficient encoding of quasi-cyclic low-density paritycheck codes," IEEE Trans. Commun. 54(1), 71-81 (2006).
23. L. Lan, L. Zeng, Y. Y. Tai, L. Chen, S. Lin, and K. Abdel-Ghaffar, "Construction of quasi-cyclic LDPC codes for AWGN and binary erasure channels: A finite field approach," IEEE Trans. Inf. Theory 53(7), 2429-2458 (2007).
24. M. C. Davey, Error-Correction using Low-Density Parity-Check Codes, Ph.D. dissertation, (University of Cambridge, 1999).
25. D. Declercq and M. Fossorier, "Decoding algorithms for nonbinary LDPC codes over GF(q)," IEEE Trans. Commun. 55-4, 633-643 (2007).
26. m) Decoders," in IEEE Workshop on Signal Proc. Sys. (Institute of Electrical and Electronics Engineers, Shanghai, China, 2007), pp. 273-278.
27. M. P. C. Fossorier, "Quasi-cyclic low-density parity-check codes from circulant permutation matrices," IEEE Trans. Inform. Theory 50-58, 1788-1793 (2004).
28. M. Arabaci, I. B. Djordjevic, R. Saunders, and R. M. Marcoccia, "High-rate non-binary regular quasi-cyclic LDPC codes for optical communications," J. Lightwave Technol. 27-23, 5261-5267 (2009).
29. J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier, and X.-Y. Hu, "Reduced-complexity decoding of LDPC codes," IEEE Trans. Commun, 53(8), 1288-1299 (2005).
30. T. Mizuochi, and Y. Miyata, "LDPC-based advanced EEC for 100 Gbps transmission," in Digest of the IEEE/LEOS Summer Topical Meetings, (Institute of Electrical and Electronics Engineers, Acapulco, Mexico, 2008), pp. 33-34.
31. M. M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11-6, 976-996 (2003).
32. M. Rovini, N. E. L'Insalata, F. Rossi, and L. Fanucci, "VLSI design of a high-throughput multi-rate decoder for structured LDPC codes," in Proc. 8th Euromicro Conf. on Digital System Design, (Institute of Electrical and Electronics Engineers, Porto, Portugal, 2005), pp. 202-209. (Pubitemid 44868576)
33. M. M. Mansour, N. R. Shanbhag, M. M. Mansour, and N. R. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. Solid-state Circuits 41(3), 684-698 (2006).