VLSI design of a high-throughput multi-rate decoder for structured LDPC codes

Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools

Volumn 2005, Issue , 2005, Pages 202-209

  Rovini, Massimo ^a   L'Insalata, Nicola E ^a   Rossi, Francesco ^a   Fanucci, Luca ^a  

^a UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; DECODING; LOCAL AREA NETWORKS; LOGIC DESIGN; MICROELECTRONICS; THROUGHPUT;

DECODERS; LDPC CODES; MULTI-RATE DECODER; STATE-OF-THE-ART SOLUTIONS;

VLSI CIRCUITS;

EID: 33845302959     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2005.77     Document Type: Conference Paper

References (19)

1. R. Gallager, "Low-Density Parity-Check Codes," Ph.D. dissertation, Massachusetts Institutes of Technology, 1960.
2. C. E. Shannon, "A mathematical theory of communication," Bell System Technical Journal, vol. 27, pp. 379-423, 623-656, 1948.
3. D. J. C. MacKay and R. M. Neal, "Good codes based on very sparse matrices," in 5th IMA Conference on Cryptography and Coding, Springer-Verlag. Ed., 1995, pp. 100-111.
4. A. Blanksby and C. Rowland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder." IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar 2002.
5. P. Ciao, G. Colavolpe, and L. Fanucci. "A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 Turbo Gallager code decoder," in Euromicro Symposium on Digital System Design, Aug-Sept. 2004, pp. 174-181.
6. M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Trans. VLSI Syst., vol. 11, no. 6, pp. 976-996, Dec 2003.
7. H. Zhong and T. Zhang, "Block-LDPC: A Practical LDPC Coding System Design Approach," IEEE Trans. Circuits Syst. 1, vol. 52, no. 4, pp. 766-775, Apr 2005.
8. Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications, Draft. EN 302 307 V1. 1.1 ed., ETSI, June 2004.
9. "IEEE P802.11 Wireless LANs WWiSE Proposal: High throughput extension to the 802.11 Standard." August 2004, IEEE 11-04-0886-00-000n.
10. "LDPC coding for OFDMA PHY," 802.16REVe Sponsor Ballot Recirculation comment, July 2004, IEEE C802.16e-04/141r2.
11. R. Tanner, "A recursive approach to low complexity codes." IEEE Trans. Inform. Theory, vol. 27, no. 5, pp. 533-547, Sep 1981.
12. F. Kschischang, B. Frey, and H.-A. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 498-519, Feb 2001.
13. M. Fossorier, M. Mihaljevic, and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation," IEEE Trans. Commun., vol. 47, no. 5, pp. 673-680, May 1999.
14. M. Rovini, "Low-density parity-check codes: A tutorial," ESA/ESTEC, Scientific and Technical Report STR-245, May 2004.
15. F. Zarkeshvari and A. Banihashetni, "On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes," in IEEE Global Telecommunications Conference, vol. 2, Nov 2002, pp. 1349-1353.
16. X.-Y. Hu, E. Eleftheriou, D.-M. Arnold, and A. Dholakia, "Efficient implementations of the sum-product algorithm for decoding LDPC codes," in IEEE Global Telecommunications Conference, vol. 2, Nov 2001, pp. 1036-1036E.
17. H. Jin, A. Khandekar, and R. McEliece, "Irregular repeat-accumulate codes," in Proceedings 2nd International Symposium on Turbo codes and Related Topics, Sep 2000, pp. 1-8.
18. T. Richardson and V. Novichkov, "Methods and apparatus for decoding LDPC codes," US Patent. App. US2003-0033575, Feb 2003.
19. S. Olcer, "Decoder architecture for array-code-based LDPC codes," in Global Telecommunications Conference, vol. 4, Dec 2003, pp. 2046-2050.