Block-LDPC: A practical LDPC coding system design approach

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 4, 2005, Pages 766-775

  Zhong, Hao ^a   Zhang, Tong ^a  

^a RENSSELAER POLYTECHNIC INSTITUTE   (United States)

Author keywords

Decoder; Encoder; Low density parity check (LDPC); Very large scale integration (VLSI) architecture

Indexed keywords

BLOCK CODES; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; CONSTRAINT THEORY; DECODING; ENCODING (SYMBOLS); ERROR CORRECTION; MATRIX ALGEBRA; VECTORS;

DECODER; ENCODER; LOW DENSITY PARITY CHECK CODES; VERY LARGE SCALE INTEGRATION ARCHITECTURE;

VLSI CIRCUITS;

EID: 18144396564     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.844113     Document Type: Article

References (23)

1. R. G. Gallager, "Low-density parity-check codes," IRE Trans. Inf. Theory, vol. IT-8, no. 1, pp. 21-28, Jan. 1962.
2. D. J. C. MacKay and R. M. Neal, "Near Shannon limit performance of low density parity check codes," Electron Lett., vol. 32, pp. 1645-1646, 1996.
3. N. Wiberg, "Codes and decoding on general graphs," Ph.D. dissertation, Linkoping Univ., Linkoping, Sweden, 1996.
4. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inf. Theory, vol. 45, no. 2, pp. 399-431, Mar. 1999.
5. F. R. Kschischang, B. J. Frey, and H.-A. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 498-519, Feb. 2001.
6. A. J. Blanksby and C. J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002.
7. J. Thorpe. (2003. Aug.) Low-density parity-check (LDPC) codes constructed from protographs (IPN Progr. Rep.). [Online]. Availlable: http://ipnpr.jpl.nasa.gov/tmo/progress_report/42-154/154C.pdf
8. S. Olcer, "Decoder architecture for array-code-based LDPC codes," in Proc. Global Telecomm. Conf., Dec. 2003, pp. 2046-2050.
9. M. M. Mansour and N. R. Shanbhag, "Architecture-aware low-density parity-check codes," in Proc. Int. Symp. Circuits Systems, Bangkok. Thailand, May 2003, pp. 57-60.
10. D. E. Hocevar, "LDPC code construction with flexible hardware implementation," in Proc. IEEE Int. Conf. Communications, 2003, pp. 2708-2712.
11. H. Zhong and T. Zhang, "Design of VLSI implementation-oriented LDPC codes," in Proc. IEEE Semiann. Vehicular Technology Conf., vol., Oct. 2003, pp. 670-673.
12. Flarion Technologies, "Methods and apparatus for decoding LDPC codes," US Patent # 6 633 856 B2, Oct. 2003.
13. J. M. F. Moura, J. Lu, and H. Zhang, "Structured low-density parity-check codes," IEEE Signal Processing Mag., no. 1, pp. 42-55, Jan. 2004.
14. T. Richardson and R. Urbanke, "Efficient encoding of low-density parity-check codes," IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 638-656, Feb. 2001.
15. D. E. Hocevar, "Efficient encoding for a family of quasi-cyclic LDPC codes," in Proc. Global Telecomm. Conf., vol. 7, 2003, pp. 3996-4000.
16. E. Eleftheriou and S. Olcer, "Low-density parity-check codes for digital subscriber lines," in Proc. IEEE Int. Conf. Communications, 2002, pp. 1752-1757.
17. T. Zhang and K. K. Parhi, "Joint (3, k)-regular LDPC code and decoder/ encoder design," IEEE Trans. Signal Process., vol. 52, no. 4, pp. 1065-1079, Apr. 2004.
18. T. Tian, C. Jones, J. D. Villasenor, and R. D. Wesel, "Construction of irregular LDPC codes with low error floors," in Proc. IEEE Int. Conf. Communications, 2003, pp. 3125-3129.
19. T. Richardson, A. Shokrollahi, and R. Urbanke, "Design of capacity-approaching low-density parity-check codes," IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 619-637, Feb. 2001.
20. J. Campello and D. S. Modha, "Extended bit-filling and LDPC code design," in Proc. IEEE Global Telecomm. Conf., 2001, pp. 985-989.
21. J. Thorpe, "Design of LDPC graphs for hardware implementation," in Proc. IEEE Int. Symp. Information Theory, 2002, p. 483.
22. The Boost Graph Library [Online]. Avallable: http://www.boost.org/libs/ graph/
23. D. Declercq and F. Verdier, "Optimization of LDPC finite precision belief propagation decoding with discrete density evolution," in Proc. 3rd Int. Symp. Turbo Codes Related Topics , Brest, France, Sep. 2003.